Tejas Raviraj

CEO

Austin, Texas, United States16 yrs 11 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Over 14 years of experience in semiconductor technologies.
  • Expert in high-performance embedded systems solutions.
  • Proven track record in solving complex technical challenges.
Stackforce AI infers this person is a semiconductor engineering expert with a focus on embedded systems and design automation.

Contact

Skills

Core Skills

Place And RouteDesign Closure

Other Skills

Talus DesignVortexFloorplaningPlacementClock Tree SynthesisRoutingSTAFPGAEmbedded SystemsASICCVHDLXilinxStatic Timing AnalysisMicrocontrollers

About

With over 14 years of experience, currently a Principal Engineer at Synopsys Inc, contributing to cutting-edge design. Collaborates with teams to deliver high-performance embedded systems solutions that align with the company's mission of advancing semiconductor technologies. Focused on fostering innovation, solving complex technical challenges, and supporting the development of next-generation systems. Committed to bringing a collaborative and detail-oriented approach that empowers teams to achieve impactful results.

Experience

16 yrs 11 mos
Total Experience
4 yrs 2 mos
Average Tenure
13 yrs 10 mos
Current Experience

Synopsys inc

6 roles

Principal Engineer

Promoted

Mar 2024Present · 2 yrs 1 mo

Sr. Staff Applications Engineer

Dec 2023Mar 2024 · 3 mos

Staff Applications Engineer

Promoted

Jul 2021Dec 2023 · 2 yrs 5 mos

Application Consultant Sr. II

Dec 2016Jun 2021 · 4 yrs 6 mos

Application Consultant Sr.

Jul 2014Dec 2016 · 2 yrs 5 mos

Sr. Application Engineer

Feb 2012Jul 2014 · 2 yrs 5 mos

Magma design automation

Applications Engineer

Aug 2011Feb 2012 · 6 mos · San Jose

  • Expertise in Place and Route tools i.e, Talus Design, Vortex.
  • Expertise in Floorplaning, Placement, Clock Tree Synthesis, Routing and all the relevant areas of place and route, STA and Design Closure.
  • Successfully supported customers regarding various tool and design solutions.
  • Proficient in the latest flow methodologies at lower nodes like multimode, multicorner, etc
Talus DesignVortexFloorplaningPlacementClock Tree SynthesisRouting+3

Nvidia

Mobile Hardware Developer Intern

Feb 2011Aug 2011 · 6 mos

University of toledo

2 roles

Graduate Assistant

Aug 2009Dec 2009 · 4 mos

  • Duties include teaching MASM software. Leading the lab sessions.
  • Assisting students in their project work, grading assignments and holding TA hours.

Teaching Assistant

Jan 2009Feb 2011 · 2 yrs 1 mo

  • Developed course work for Digital System Design, EET3350. Leading the class and lab sessions.
  • Teaching Xilinx software, assisting students in their project work, grading assignments and holding TA hours.

Education

The University of Toledo

Degree; M.S — Major : Electrical Engineering; Minor : Communication and Signal Processing

Jan 2008Jan 2011

Visveshvaraya Technological University

B.E — Electronics & Communication

Aug 2003Jul 2007

Stackforce found 19 more professionals with Place And Route & Design Closure

Explore similar profiles based on matching skills and experience