Sandipan Sinha

Software Engineer

Bengaluru, Karnataka, India8 yrs 9 mos experience
Highly Stable

Key Highlights

  • Expert in SRAM memory design and low-power techniques.
  • Strong background in electronics and telecommunication engineering.
  • Experience in healthcare application development during internship.
Stackforce AI infers this person is a Memory Design Engineer with expertise in low-power design and electronics engineering.

Contact

LinkedIn

Skills

Core Skills

SramLow-power Design

Other Skills

MatlabCVHDLAlgorithmsPSpiceFPGAEmbedded SystemsVerilogRTL DesignInternet of ThingsCore JavaWireless Sensor NetworksXilinx ISEMSP430Cadence Virtuoso

About

Currently, I am working in MediaTek Bangalore as Staff Memory Design Engineer. Prior to that, I completed my M Tech in Electronics Systems Engineering from Indian Institute of Science, Bangalore. I did my B.E. in Electronics and Telecommunication Engineering from Jadavpur University, Kolkata. My interests are in SRAM Memory Design , characterization and compiler development in sub 10 nm technology nodes.

Experience

8 yrs 9 mos
Total Experience
8 yrs 9 mos
Average Tenure
8 yrs 9 mos
Current Experience

Mediatek

2 roles

Staff Engineer

Promoted

Jul 2021 – Present · 4 yrs 9 mos

  • SRAM design
SRAMLow-power Design

Senior Engineer

Jul 2017 – Jul 2021 · 4 yrs

  • Memory Design
Low-power Design

Ibm

Global Remote Monitoring Program ( Summer Internship )

Jun 2014 – Aug 2014 · 2 mos · Kolkata Area, India

  • Pervasive Mobile Healthcare Monitoring Application

Indian institute of technology, kharagpur

Winter Intern

Dec 2013 – Jan 2014 · 1 mo

  • Enhancement Of Object Reconstruction With Regularization Methods.

Education

Indian Institute of Science (IISc)

Master’s Degree — Electronic Systems Engineering

Jan 2015 – Jan 2017

Jadavpur University

Bachelor's Degree — Electronics and Telecommunication Engineering

Jan 2011 – Jan 2015

Uluberia High School

High School — Higher Secondary

Jan 2003 – Jan 2011

Stackforce found 100+ more professionals with Sram & Low-power Design

Explore similar profiles based on matching skills and experience

Sahil Sharma

Sahil Sharma

Principal Engineer ASIC Digital Design

at Synopsys Inc

Noida, India16 yrs 8 mos exp
EmulationMemory designPCIeStatic Timing AnalysisUSB
Anuj Grover

Anuj Grover

Head, Centre for Intelligent Product Development (CiPD)

at Indraprastha Institute of Information Technology, Delhi

South Delhi, India25 yrs 10 mos exp
Memory DesignProject Management
Pilli Sathavardhana Rao

Pilli Sathavardhana Rao

AMS Characterization Engineer

at Intel Corporation

Hyderabad, India8 yrs 4 mos exp
VLSIAnalog Circuit DesignStandard Cell Design
AG

Achiranshu Garg

Director of Product Management

at HireRight

Bengaluru, India12 yrs 9 mos exp
Product ManagementTeam LeadershipCustomer Journey MappingAgile MethodologiesProject Management
Aishwarya K M

Aishwarya K M

Senior Engineer

at MediaTek

Bengaluru, India3 yrs 9 mos exp
Compiler coding
Madhuparna Das

Madhuparna Das

Lead Product Engineer

at Siemens EDA (Siemens Digital Industries Software)

Bengaluru, India7 yrs 6 mos exp
CMOSStatic Timing Analysis
Prasad Ch

Prasad Ch

Senior ASIC Design Engineer

at OpenFive

Bengaluru, India9 yrs 8 mos exp
LayoutIC
Sreekanth Mapu

Sreekanth Mapu

Staff Engineer

at Qualcomm

Bengaluru, India12 yrs 1 mo exp
Physical DesignStatic Timing AnalysisClock Tree Synthesis