Patra Suresh Reddy

Software Engineer

Bengaluru, Karnataka, India8 yrs 1 mo experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Expert in backend flow and timing analysis.
  • Proven success in achieving better QOR.
  • Experienced in handling Low Power Designs.
Stackforce AI infers this person is a Backend Engineer specializing in VLSI and SoC design.

Contact

Skills

Core Skills

Place & RouteLow-power DesignVhdlVery-large-scale Integration (vlsi)

Other Skills

Electrical EngineeringAnalytical SkillsElectronic EngineeringSystem on a Chip (SoC)Route OptimizationMicrosoft ExcelCommunication SystemsLogic SynthesisOptimizationDebuggingEngineeringFloorplanningDigital Circuit DesignRTL DesignLinux

About

● Experienced in backend flow: Floor Planning, Place & Route, CTS, SI analysis, Timing Analysis and Closure, IR/EM and PV. ● Handled PnR with timing & PV closure on blocks ranging from 500k to >2 Million instance count, whereby solving issues related to floor plan, CTS and succeeded in achieving a better QOR. ● Experienced in ECO methodology and STA. ● Experienced in handling Low Power Designs with Multi Voltage Domains and advanced designs ● Had good knowledge on Synthesis and deployment tasks. ● Had good knowledge in congestion and timing closure

Experience

8 yrs 1 mo
Total Experience
2 yrs 9 mos
Average Tenure
4 yrs 4 mos
Current Experience

Mediatek

2 roles

Staff Engineer

Promoted

Jun 2024Present · 1 yr 10 mos

Electrical EngineeringAnalytical SkillsElectronic EngineeringSystem on a Chip (SoC)Place & RouteLow-power Design

Senior Engineer

Nov 2021May 2024 · 2 yrs 6 mos

VHDLVery-Large-Scale Integration (VLSI)

Soctronics

3 roles

Engineer 2

Apr 2021Oct 2021 · 6 mos

VHDLVery-Large-Scale Integration (VLSI)

Engineer 1

Jul 2019Mar 2021 · 1 yr 8 mos

VHDLVery-Large-Scale Integration (VLSI)

Engineer trainee (Physical Design)

Jul 2018Jul 2019 · 1 yr

VHDLVery-Large-Scale Integration (VLSI)

Amd

Contractor

Jul 2018Oct 2021 · 3 yrs 3 mos · Hyderabad, Telangana, India

VHDLVery-Large-Scale Integration (VLSI)

Veda iit

Engineer trainee

Jan 2018Jul 2018 · 6 mos · Hyderabad Area, India

VHDLVery-Large-Scale Integration (VLSI)

Education

JNTU Anantapur

Master of Technology - MTech — Digital electronics and communication systems

Jan 2016Jan 2018

Gateforum

GATE coaching institute — Electronics and Communications Engineering

Jan 2015Jan 2016

JNTU Anantapur

Bachelor of Technology - BTech

Jul 2011May 2015

KSRM college of engineering

Bachelor of Technology (BTech) — electronics and communication engineering

Jan 2011Jan 2015

Sri Chaitanya College of Education

Intermediate

Jan 2009Jan 2011

chaitanya high school

Jan 2003Jan 2009

Stackforce found 100+ more professionals with Place & Route & Low-power Design

Explore similar profiles based on matching skills and experience