Yashwanth sai A

Software Engineer

Bangalore Urban, Karnataka, India5 yrs 4 mos experience

Most Likely To SwitchHighly Stable

Key Highlights

Experienced in Static Timing Analysis and Semiconductors.
Strong background in Microelectronics from top institutions.
Proven leadership as a Graduate Teaching Assistant.

Stackforce AI infers this person is a Microelectronics Engineer with expertise in Static Timing Analysis and Semiconductor design.

Contact

Skills

Core Skills

Static Timing AnalysisSemiconductorsMicroelectronics

Other Skills

Cadence genusCLPFusion compilerConformal LECTessentCadence innovusVerilog HDLCadence VirtuosoTeamworkStrategic PlanningMicrosoft ExcelMicrosoft WordMicrosoft OfficeMicrosoft PowerPointLeadership

Experience

5 yrs 4 mos

Total Experience

2 yrs 8 mos

Average Tenure

4 yrs 2 mos

Current Experience

Mediatek

2 roles

Senior Engineer

Jul 2022 – Present · 3 yrs 9 mos · Bangalore Urban, Karnataka, India

Cadence genusCLPStatic Timing AnalysisSemiconductors

Intern

Jan 2022 – Jun 2022 · 5 mos · Bangalore Urban, Karnataka, India

Birla institute of technology and science, pilani

Graduate Teaching Assistant

Nov 2020 – Jan 2022 · 1 yr 2 mos · India

Guiding undergrads in Analog electronics Lab/LTSpice software

Microelectronics

Education

Birla Institute of Technology and Science, Pilani - Goa Campus

Master of Engineering - M.E — Microelectronics

Jan 2020 – Jan 2022

National Institute of Technology Calicut

Bachelor of Technology - BTech — Electronics & Communication Engineering

Jan 2015 – Jan 2019

Stackforce found 100+ more professionals with Static Timing Analysis & Semiconductors

Explore similar profiles based on matching skills and experience

Manish Trivedi

Department Manager

at MediaTek

Bengaluru, India19 yrs 8 mos exp

SRAMASIC

Sorabh Chawla

Senior Staff Manager / Enggg

at Qualcomm

Bengaluru, India19 yrs 7 mos exp

DEEPU JOSE

Principal Physical Design Engineer

at Allegro MicroSystems

Edinburgh, United Kingdom12 yrs 9 mos exp

Vishwanath Bhat

Principal Engineer

at MediaTek

Bengaluru, India31 yrs 1 mo exp

Physical DesignTiming Closure

arun cs

Senior Department Manager

at MediaTek

Bengaluru, India21 yrs 1 mo exp

CharacterizationASIC

PraveenKumar Pentyala

Senior Member of Technical Staff

at AMD

India10 yrs 6 mos exp

Physical DesignASICGDS-II

Prakash Hadimani

Physical Design Engineer I

at SignOff Semiconductors

Bengaluru, India3 yrs 8 mos exp

Physical VerificationPlace & Route

sambit datta

SOC Full Chip Floorplanning and Physical Integration lead

at Intel Corporation

Bengaluru, India14 yrs 9 mos exp

Physical DesignSystem on a Chip (SoC)