Pankaj Kumar

Software Engineer

Noida, Uttar Pradesh, India8 yrs 4 mos experience

Most Likely To SwitchHighly Stable

Key Highlights

Expert in power optimization and analysis for SOC design.
Led power bringup for Wifi Core at Qualcomm.
Proposed novel health monitoring technique for semiconductor devices.

Stackforce AI infers this person is a Power Electronics Engineer with expertise in SOC design and power optimization.

Contact

Skills

Core Skills

Power OptimizationPower AnalysisDigital Electronics

Other Skills

Prime PowerCLPPower intentAnsys RTLPAPTPXDesign Compiler DCGFusion CompilerPerlTCLshellMATLABCSimulationsReliabilitySOC

Experience

8 yrs 4 mos

Total Experience

2 yrs 9 mos

Average Tenure

5 yrs 10 mos

Current Experience

Qualcomm

4 roles

Senior Lead Engineer

Nov 2024 – Present · 1 yr 6 mos

Prime PowerCLPPower OptimizationPower Analysis

Senior Engineer

Jun 2023 – Dec 2024 · 1 yr 6 mos

SOC Design Implementation and Power team
Low power analysis (PIE/UPF/CLP) and implementation

Prime PowerCLPPower intentPower OptimizationPower Analysis

Senior Engineer

Promoted

Nov 2022 – Jun 2023 · 7 mos

Wifi Core (MAC+PHY) Power lead, responsible for complete power bringup
from power projections to silicon chip measurements
Skills - Ansys RTLPA (Power Artist), PTPX (PrimeTime PX), Design Compiler DCG, Fusion Compiler,
Perl, TCL, shell

Prime PowerAnsys RTLPAPTPXDesign Compiler DCGFusion CompilerPerl+4

Engineer

Jul 2020 – Nov 2022 · 2 yrs 4 mos

Wifi Implementation and Power

Indian institute of technology, kanpur

2 roles

Teaching Assistant

Jul 2019 – Jun 2020 · 11 mos

- Responsible for supervising and guiding B.Tech students for smooth conduction of experiments in Electronic Circuit lab

Masters Thesis

May 2019 – Jun 2020 · 1 yr 1 mo

Focused on reliability assessment and health level prediction of power semiconductor devices for the protection of converter circuits from device failure.
Proposed a novel online health monitoring technique for IGBT devices and developed an H-bridge inverter prototype for real-time implementation of the technique.

Power electronics for renewable integration (peri) lab, iit kanpur

Undergraduate Research Assistant

Jul 2017 – Dec 2018 · 1 yr 5 mos · Kanpur Area, India

Worked on Integrated DC-DC Converter Based Grid-Connected Transformerless PV Inverter.
Proposed a novel Islanding Detection method for Grid-connected PV Inverter systems.

Education

Indian Institute of Technology, Kanpur

Master of Technology — Electrical Engineering

Jan 2015 – Jan 2020

Indian Institute of Technology, Kanpur

Bachelor of Technology — Electrical Engineering

Jan 2015 – Jan 2020

Stackforce found 100+ more professionals with Power Optimization & Power Analysis

Explore similar profiles based on matching skills and experience

Devang Mahesh

CPU Engineer

at Qualcomm

Austin, United States5 yrs 1 mo exp

CPU designData ScienceDigital Circuit DesignMicroarchitectureRTL Development

Mallampalli Prasad

Director of RTL Design

at Modernize Chip Solutions (MCS)

Hyderabad, India15 yrs 9 mos exp

Digital Design and RTL Micro-ArchitectureRTL Design

raveesh J.

Senior Staff Engineer/Manager

at Qualcomm

Hyderabad, India17 yrs 3 mos exp

Algorithm DevelopmentDriver DevelopmentFirmware DevelopmentRF Systems DesignSystem Validation

Vallem hari charan

Staff Engineer

at Arm

East Godavari, India10 yrs 11 mos exp

PowerPhysical Design

Mohith Varma

ASIC Physical Design Engineer

at Sumedha Institute of Technology

Hyderabad, India0 mo exp

Physical DesignStatic Timing Analysis

Satish Chandra Dixit

Senior Staff Engineer

at Qualcomm

Noida, India12 yrs 5 mos exp

Static Timing AnalysisCPU designSystem on a Chip (SoC)Low-power DesignTiming Signoff

Gaurav Panwar

Sr Product Engineering Manager

at Cadence Design Systems

San Jose, United States12 yrs 1 mo exp

Digital DesignEmulationRTL DesignStatic Timing AnalysisVLSI Design

Maninder Kaur

Senior Lead

at Qualcomm

India9 yrs 8 mos exp

Physical DesignASIC backend flow