P

Poornachander Sripada

Director of Engineering

Bangalore Rural, Karnataka, India25 yrs 11 mos experience
Highly Stable

Key Highlights

  • Director of Engineering with extensive VLSI expertise.
  • Proven leadership in semiconductor design and verification.
  • Strong background in static timing analysis and DFT.
Stackforce AI infers this person is a semiconductor engineering leader with deep expertise in VLSI and design verification.

Contact

LinkedIn

Skills

Core Skills

VlsiDft

Other Skills

Static Timing AnalysisVerilogSoCASICVHDLTCLFunctional VerificationRTL designPerlCDebuggingPre-salesEDATiming ClosureARM

Experience

25 yrs 11 mos
Total Experience
8 yrs 11 mos
Average Tenure
8 yrs 1 mo
Current Experience

Intel corporation

Director Of Engineering

Apr 2018 – Present · 8 yrs 1 mo · Bengaluru, Karnataka, India

VLSIStatic Timing AnalysisVerilogSoCASICVHDL+16

Samsung semiconductors india

Group Engineering Manager

Sep 2013 – Apr 2018 · 4 yrs 7 mos

Wipro technologies

DFT Manager

Jun 2000 – Sep 2013 · 13 yrs 3 mos

Education

National Institute of Technology Warangal

B.Tech — Electronics and Communications

Jan 1996 – Jan 2000

Govt. Polytechnic College Warangal

Diploma — ECE

Jan 1991 – Jan 1995

Govt. Polytechnical Warangal

Diploma in ECE — ECE

Jan 1991 – Jan 1995

Stackforce found 100+ more professionals with Vlsi & Dft

Explore similar profiles based on matching skills and experience

pavan kumar jangam

pavan kumar jangam

Sr Design Engineer

at AMD

Chennai, India6 yrs 6 mos exp
EngineeringDesign
DG

Deepak Garg

Department Head: Physical Design & Signoff

at L&T Semiconductor Technologies

Bengaluru, India24 yrs 4 mos exp
ASIC Design & ImplementationSOC SignOff TASOC integration
MURALI KILARI

MURALI KILARI

Design Engineering Manager

at AMD

India18 yrs 1 mo exp
Functional VerificationSystemVerilog
Bhuvan Narasimhan

Bhuvan Narasimhan

Senior Physical Design Engineer

at NVIDIA

Bengaluru, India8 yrs 9 mos exp
STAPhysical Design
Chandrashekaraiah V

Chandrashekaraiah V

Senior SoC Design Engineer

at Intel Corporation

Bengaluru, India16 yrs 9 mos exp
Physical DesignTiming Closure
Neethi Shetty

Neethi Shetty

DFT Engineer

at MediaTek

Bangalore Urban, India6 yrs 5 mos exp
Automatic Test Pattern Generation (ATPG)Simulation
Gopu Kannappan

Gopu Kannappan

Principal Engineer

at Infineon Technologies

Bengaluru, India20 yrs 5 mos exp
Test EngineeringSemiconductors
RM

Raghavendra M

DFT Engineer

at Sivaltech

Bengaluru, India13 yrs 10 mos exp
DFTJTAG