someshwar chilukamari

Software Engineer

Hyderabad, Telangana, India5 yrs 6 mos experience

Key Highlights

  • Experienced ASIC Physical Design Engineer at AMD.
  • Proficient in Place & Route and ECO methodologies.
  • Strong background in Synopsys and Cadence tools.
Stackforce AI infers this person is a Semiconductor Design Engineer with expertise in ASIC physical design.

Contact

LinkedIn

Skills

Core Skills

Place & RouteEco

Other Skills

Synopsys FormalityIcc2Synopsys toolsSynopsys PrimetimeIremVsiCadence EncounterDesign Rule Checking (DRC)

Experience

5 yrs 6 mos
Total Experience
2 yrs 11 mos
Average Tenure
2 yrs 9 mos
Current Experience

Amd

ASIC Physical Design Engineer

Jul 2023 – Present · 2 yrs 9 mos · Hyderabad, Telangana, India · On-site

Place & Route

Soctronics

ASIC Physical Design Engineer

Oct 2020 – Sep 2023 · 2 yrs 11 mos · Hyderabad, Telangana, India

ECOSynopsys Formality

Education

BRILLIANT COLLEGE OF EDUCATION

Bachelor of Technology - BTech

Jan 2016 – Jan 2019

Stackforce found 100+ more professionals with Place & Route & Eco

Explore similar profiles based on matching skills and experience

Surendranath Reddy

Surendranath Reddy

Design Automation Engineer

at Intel India Technology Pvt Ltd

Bengaluru, India15 yrs 9 mos exp
Physical DesignVLSIDesign Automation
Manjunatha K N

Manjunatha K N

Physical Design Engineer

at MediaTek

Bengaluru, India4 yrs exp
Physical DesignStatic Timing Analysis
Meghana G

Meghana G

Associate Engineer

at Astrasilica Technologies Private Ltd

Bengaluru, India1 yr 11 mos exp
Nivedita Singh

Nivedita Singh

ASIC Physical Design Engineer

at Intel Corporation

Bengaluru, India7 yrs 9 mos exp
Physical DesignStatic Timing Analysis
R.

Ritika ..

Staff Engineer

at Qualcomm

Delhi, India15 yrs 5 mos exp
Physical DesignTiming Closure
Salahuddin .

Salahuddin .

Staff Engineer

at Qualcomm

Bengaluru, India9 yrs 6 mos exp
Physical DesignVLSI
Gnanender Reddy

Gnanender Reddy

Synthesis and STA Engineer

at MediaTek

Bengaluru, India8 yrs 11 mos exp
SynthesisSTA
Sameer Khan

Sameer Khan

ASIC PDK Design Engineer

at Intel Corporation

Hyderabad, India7 yrs 4 mos exp
Physical DesignStatic Timing Analysis