Shoureen D.

Software Engineer

Bengaluru, Karnataka, India7 yrs 9 mos experience
Most Likely To SwitchAI ML Practitioner

Key Highlights

  • Expert in developing next-gen GPUs at NVIDIA.
  • Proficient in silicon validation and project management.
  • Strong background in machine learning and deep learning.
Stackforce AI infers this person is a Semiconductor and Software Development expert with a focus on Machine Learning applications.

Contact

LinkedIn

Skills

Core Skills

Silicon ValidationProject ManagementRtl CodingMachine Learning

Other Skills

CDeep LearningFunctional VerificationArtificial Intelligence (AI)Retrieval-Augmented Generation (RAG)Assertion Based VerificationHardware EmulationStatic AnalysisNLPDebuggingKernel DriversC2CNVLINKPower architectureDigital Circuit Design

About

Lead ASIC Engineer at NVIDIA with expertise in developing cutting-edge technology. Currently, part of NVIDIA's Power Architecture team, developing next-gen GPUs using industry standard protocols.

Experience

7 yrs 9 mos
Total Experience
2 yrs 7 mos
Average Tenure
4 yrs 6 mos
Current Experience

Nvidia

2 roles

Senior ASIC Engineer

Promoted

Jun 2023 – Present · 2 yrs 11 mos · Bangalore Urban, Karnataka, India

  • Leading project execution for power architecture of next generation GPUs; spanning verification, methodology development, and silicon validation.
  • Driving end-to-end ownership of power verification flows, building scalable methodologies that accelerate tape-out readiness, and leading silicon validation efforts to close the loop between pre-silicon intent and post-silicon reality.
Project ManagementSilicon Validation

ASIC Engineer

Nov 2021 – Jun 2023 · 1 yr 7 mos · Bangalore Urban, Karnataka, India

RTL CodingC

Synopsys inc

R&D Engineer-I

Jul 2020 – Nov 2021 · 1 yr 4 mos · Bengaluru, Karnataka, India

  • VCS-NLP, Low Power Verification Methodology
  • Developed optimisation algorithms for industry standard simulator tool which led to significant compilation memory reduction for large designs.
  • Developed enhancements and optimisations catering to isolation and retention support for industry standard simulator tool.
  • Worked on quality improvement and feature enhancement for low power coverage for industry standard simulator tool.
  • Extensively debugged and fixed customer issues encountered in industry standard simulator tool.
RTL CodingC

Indian institute of science (iisc)

Summer Research Intern

May 2019 – Aug 2019 · 3 mos · Bangalore

  • Worked on projects related to Sound Event Detection using Multiple Instance Learning, CRNNs.
Machine LearningDeep Learning

Jadavpur university

Undergraduate Researcher

Aug 2018 – Jul 2020 · 1 yr 11 mos · Kolkata Area, India

  • Worked on projects related to Rigid and and Non rigid volumetric image registration algorithms using classical and Deep Learning based approaches.
Machine LearningDeep Learning

Education

Jadavpur University

Bachelor of Engineering - BE(Hons.) — Electronics and Telecommunication

Jan 2016 – Jan 2020

Stackforce found 100+ more professionals with Silicon Validation & Project Management

Explore similar profiles based on matching skills and experience

Shravan Kowdagani

Shravan Kowdagani

Member of Technical Staff

at AMD

Bengaluru, India8 yrs 7 mos exp
RTL DesignSystem on a Chip (SoC)
Keerthi Mikkal

Keerthi Mikkal

Memory Subsystem Design

at Intel Corporation

Bengaluru, India8 yrs 9 mos exp
TimingStatic Timing Analysis
Narasimharao Devineni

Narasimharao Devineni

ASIC RTL Design Lead

at Google

Bengaluru, India19 yrs 9 mos exp
RTL designMemory Controller DesignDDR PHY DesignASIC DesignTechnical Leadership
Sumit Kumar

Sumit Kumar

Senior Engineering Manager

at Analog Devices

Bengaluru, India14 yrs 9 mos exp
ASICEngineering ManagementFunctional VerificationSoC
Kshitij Bajaj

Kshitij Bajaj

Distinguished Engineer

at Renesas Electronics

Noida, India23 yrs 8 mos exp
ArchitectureAutomationFPGA designRadarSecurity
Sreenivas Machavaram

Sreenivas Machavaram

Design Verification Engineering Manager

at Meta

Bengaluru, India21 yrs 9 mos exp
SoC VerificationPost Silicon ValidationSilicon ArchitectureTeam LeadershipVerification Engineering
Manoj Sharma

Manoj Sharma

Senior Staff Engineer

at Qualcomm

Noida, India20 yrs 9 mos exp
ArchitectureDesignEmulationIntegrationTransactor Development
SD

Sumit Deshmukh

SoC Design Engineer

at Intel Corporation

Bengaluru, India13 yrs 10 mos exp
SoC DesignPCIeRTL DesignVerificationVLSI Design