D

Dravit Rana

Software Engineer

Bengaluru, Karnataka, India12 yrs 4 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Expert in Physical Design and Power Integrity.
  • Proficient in TCL and Scripting for design automation.
  • Strong background in Low-power Design methodologies.
Stackforce AI infers this person is a Physical Design Engineer specializing in Power Integrity within the semiconductor industry.

Contact

LinkedIn

Skills

Core Skills

Physical DesignPower Integrity

Other Skills

TCLScriptingLow-power DesignPerl

Experience

12 yrs 4 mos
Total Experience
6 yrs 2 mos
Average Tenure
9 yrs 2 mos
Current Experience

Mediatek

Physical Design Senior Staff Engineer

Feb 2017 – Present · 9 yrs 2 mos · Bengaluru, Karnataka, India · On-site

TCLScriptingPhysical DesignPower Integrity

Ansys

Application Engineer

Nov 2013 – Jan 2017 · 3 yrs 2 mos · Noida, Uttar Pradesh, India · On-site

TCLScripting

Education

Motilal Nehru National Institute of Technology (MNNIT), Allahabad

M.tech — Microelectronics and VLSI Design

Jan 2012 – Jan 2014

GLA University

B.tech — Electronics and Communication Engineering

Jan 2008 – Jan 2012

Stackforce found 100+ more professionals with Physical Design & Power Integrity

Explore similar profiles based on matching skills and experience

Suman Ghosh

Suman Ghosh

Staff Engineer

at MediaTek

Bengaluru, India10 yrs 7 mos exp
Physical VerificationStatic Timing Analysis
Durga Dileep Madduri

Durga Dileep Madduri

Senior Engineer

at MediaTek

Bengaluru, India2 yrs 9 mos exp
Static Timing AnalysisSynthesis
SG

Sairam G

Sr.Silicon Design Engineer

at AMD

Andhra Pradesh, India9 yrs 2 mos exp
Pratik Dave

Pratik Dave

Staff Engineer

at MediaTek

Bengaluru, India4 yrs 2 mos exp
Static Timing AnalysisLogic Synthesis
Rahul Kumar Singh

Rahul Kumar Singh

Staff Engineer

at MediaTek

Bengaluru, India10 yrs 8 mos exp
Avilash Mohanty

Avilash Mohanty

Senior Physical Design Engineer

at NVIDIA

Delhi, India8 yrs 9 mos exp
Utsasarit Dutta

Utsasarit Dutta

Synthesis and STA Engineer

at MediaTek

Bengaluru, India2 yrs 9 mos exp
Static Timing Analysis
Yashwanth Motlapalli

Yashwanth Motlapalli

Physical Design Engineer

at AMD

Hyderabad, India3 yrs 1 mo exp
Physical DesignASIC Design