Ram Kiran Oduri

Software Engineer

Bengaluru, Karnataka, India10 yrs 8 mos experience

Most Likely To SwitchHighly Stable

Key Highlights

Expert in Netlist to GDSII implementation.
Proficient in Physical Design and STA.
Experienced with leading EDA tools like ICC and Calibre.

Stackforce AI infers this person is a VLSI Design Engineer specializing in Physical Design and Timing Analysis.

Contact

Skills

Core Skills

Physical DesignSta

Other Skills

Physical VerificationTiming ClosureTclPerlPnRFloorplanningDRCLVSDigital IC DesignCMOSAnalog Circuit DesignVLSIASICSoCSemiconductors

About

Expertise in complete Netlist to GDSII implementation which includes Physical Design, STA, Physical Verification and Timing Closure. Scripting: Tcl, Perl EDA Tools: ICC, ICC2, Innovus, Calibre, PrimeTime

Experience

10 yrs 8 mos

Total Experience

4 yrs 11 mos

Average Tenure

9 yrs 2 mos

Current Experience

Intel corporation

Sr. Physical Design Engineer

Apr 2017 – Present · 9 yrs · Bengaluru Area, India

Physical DesignSTAPhysical VerificationTiming ClosureTclPerl

Altran

Sr. Physical Design Engineer

Feb 2017 – Present · 9 yrs 2 mos · Bengaluru Area, India

Physical DesignSTAPhysical VerificationTiming ClosureTclPerl

Qualcomm

Physical Design Engineer

Aug 2015 – Sep 2016 · 1 yr 1 mo · Bengaluru Area, India

Aricent

Physical Design Engineer

Jan 2015 – Jun 2015 · 5 mos · Bengaluru Area, India

Education

National Institute of Technology, Tiruchirappalli

Master's degree — ECE

Jan 2012 – Jan 2014

Andhra University

Bachelor of Engineering (B.E.) — ECE

Jan 2008 – Jan 2012

Stackforce found 100+ more professionals with Physical Design & Sta

Explore similar profiles based on matching skills and experience

Mario Da Costa

Engineering Manager

at Intel Corporation

Bengaluru, India25 yrs 9 mos exp

Rahul Kumar Singh

Staff Engineer

at MediaTek

Bengaluru, India10 yrs 8 mos exp

M Swathi

Talent Acquisition Specialist

at Biz Staffing Comrade Pvt Ltd

Bengaluru, India10 yrs 9 mos exp

RecruitingSourcing

Akhil Santhosh

Senior Physical Design Engineer

at Mirafra Technologies

Hyderabad, India3 yrs 5 mos exp

Physical VerificationStatic Timing Analysis

Animesh Pandey

Staff Engineer

at Qualcomm

Noida, India10 yrs 8 mos exp

ASICStatic Timing Analysis

Shreenidhi Rama Krishna

GPU Silicon PD Engineer, Staff

at Qualcomm

San Diego, United States10 yrs 7 mos exp

Physical DesignStatic Timing AnalysisProcess Control EngineeringSafety Systems DesignControl Logic Development

Shridhar Alure

Staff Physical Design Engineer

at MediaTek

Bengaluru, India5 yrs 8 mos exp

Physical DesignVLSI

Heerak Bandopadhyay

Senior Department Manager

at MediaTek

Bengaluru, India19 yrs 5 mos exp

ASICSoCPower IntegrityPower Analysis