zunaim kayishmand

Software Engineer

Kolkata, West Bengal, India1 yr 10 mos experience

Key Highlights

  • Experienced in System on a Chip (SoC) design.
  • Proficient in Functional Verification methodologies.
  • Strong foundation in multiple programming languages.
Stackforce AI infers this person is a Semiconductor Design Engineer with expertise in SoC and verification methodologies.

Contact

LinkedIn

Skills

Core Skills

System On A Chip (soc)Functional Verification

Other Skills

PCIeVerdiSystemVerilogUnixUxi protocolUcie protocolLinuxPerlUniversal Verification Methodology (UVM)Object-Oriented Programming (OOP)Python (Programming Language)C++Asic- physical designVerilogSQL

Experience

1 yr 10 mos
Total Experience
1 yr 10 mos
Average Tenure
1 yr 10 mos
Current Experience

Intel corporation

2 roles

SoC Design Engineer

Jul 2024 – Present · 1 yr 10 mos · On-site

PCIeVerdiSystem on a Chip (SoC)Functional Verification

Graduate Technical Intern

Jan 2024 – Jul 2024 · 6 mos · On-site

SystemVerilogUnixSystem on a Chip (SoC)

Cognizant

Internship Trainee

Feb 2022 – Jun 2022 · 4 mos · Kolkata, West Bengal, India

Education

National Institute of Technology Rourkela

Master of Technology - MTech — Electronic systems and communications

Aug 2022 – May 2024

St. Thomas' College of Engineering & Technology 122

b.tech — Electrical and Electronics Engineering

Jan 2018 – Jan 2022

Stackforce found 100+ more professionals with System On A Chip (soc) & Functional Verification

Explore similar profiles based on matching skills and experience

MS

Manikandan Subramanian

Principal Engineer

at NVIDIA

Bengaluru, India19 yrs 4 mos exp
Swati Singh

Swati Singh

Principal Engineer

at Qualcomm

Bengaluru, India20 yrs 5 mos exp
ASICSoC
Karthikeyan J G

Karthikeyan J G

Senior Department Manager

at MediaTek

Bengaluru, India17 yrs exp
Phil Atkinson

Phil Atkinson

Senior Director of SOC Verification

at Microsoft

North Plains, United States28 yrs 10 mos exp
Vivek Radhakrishnan

Vivek Radhakrishnan

ASIC Engineer DV

at Meta

Bengaluru, India21 yrs 10 mos exp
Vinav Patel

Vinav Patel

Structural Physical Design Engineer

at Intel Corporation

Bengaluru, India12 yrs 2 mos exp
Shimoga Yalal

Shimoga Yalal

Senior Silicon Design Engineer

at AMD

Hyderabad, India5 yrs 9 mos exp
SoC level Power VerificationVerification ArchitectureIP level ASIC VerificationDesign Verification
AW

Aakansha Waghmare

Senior Technical Staff

at MediaTek

Bengaluru, India15 yrs 4 mos exp
Physical DesignVery-Large-Scale Integration (VLSI)