Ankush Chaudhary

Software Engineer

Wardha, Maharashtra, India2 yrs 9 mos experience
Highly Stable

Key Highlights

  • Senior Engineer with expertise in ASIC design.
  • Hands-on experience in Synthesis and CLP.
  • Master's degree in VLSI Design from a reputed institute.
Stackforce AI infers this person is a VLSI Design Engineer with a focus on ASIC development.

Contact

LinkedIn

Skills

Core Skills

Application-specific Integrated Circuits (asic)Synthesis

Other Skills

CLPPerlLECStatic Timing AnalysisTCL

Experience

2 yrs 9 mos
Total Experience
2 yrs 9 mos
Average Tenure
2 yrs 9 mos
Current Experience

Mediatek

2 roles

Senior Engineer

Jul 2023 – Present · 2 yrs 9 mos · Bengaluru, Karnataka, India

CLPApplication-Specific Integrated Circuits (ASIC)

SoC Integration Intern

Sep 2022 – Jul 2023 · 10 mos · Bengaluru, Karnataka, India

CLPSynthesis

Education

Vellore Institute of Technology

Master of Technology - MTech — VLSI Design

Sep 2021 – Jun 2023

Pimpri Chinchwad Education Trust'S. Pimpri Chinchwad College Of Engineering

Bachelor of Engineering - BE — Electronics and Telecommunication Engineering

Jan 2016 – Jan 2020

Stackforce found 100+ more professionals with Application-specific Integrated Circuits (asic) & Synthesis

Explore similar profiles based on matching skills and experience

MP

Maithili Phatak

Senior Synthesis and STA Engineer

at MediaTek

Indore, India5 yrs 4 mos exp
Very-Large-Scale Integration (VLSI)Static Timing Analysis
Shruti Bheemanagoudra

Shruti Bheemanagoudra

Staff Engineer

at MediaTek

Bengaluru, India7 yrs 6 mos exp
Low-power Design
VB

Vinay Bollu

Physical Design Engineering Manager

at Intel Corporation

Bengaluru, India20 yrs 6 mos exp
Physical DesignImplementation MethodologyLow-power Design
Karthik C

Karthik C

Senior Engineer

at MediaTek

Bengaluru, India7 yrs 7 mos exp
Physical DesignStatic Timing Analysis
Pravin Bagul

Pravin Bagul

Senior Staff Engineer

at Synopsys Inc

Pune, India8 yrs 6 mos exp
ASIC DesignRTL DesignCDCLint
DJ

Deepak Joice

Principal Engineer/Manager

at Qualcomm

Bengaluru, India18 yrs 1 mo exp
Physical DesignSystem on a Chip (SoC)
Nivethitha A

Nivethitha A

Senior Engineer

at Synopsys Inc

Bengaluru, India5 yrs exp
VerilogFloorplanningField-Programmable Gate Arrays (FPGA)
Amitava Mitra

Amitava Mitra

Deputy Director

at MediaTek

Bengaluru, India23 yrs 11 mos exp
Static Timing AnalysisSTA team leadership