Mahesh I

Software Engineer

Tirunelveli, Tamil Nadu, India5 yrs 6 mos experience

Most Likely To SwitchHighly Stable

Key Highlights

Expert in Physical Design and Verification tools.
Proficient in Python and Tcl scripting.
Hands-on experience in floor planning and DRC.

Stackforce AI infers this person is a Physical Design Engineer with expertise in semiconductor design and verification.

Contact

Skills

Core Skills

Physical DesignFloorplanningPnr

Other Skills

Design Rule Checking (DRC)Static Timing AnalysisTimingTiming ClosureP&RC (Programming Language)Tcl-TkPython (Programming Language)

About

Deep knowledge in floor plan, placement, CTS, routing and verification. Hands on experience in LEC. Hands on experience in Physical Verification like drc and lvs fixing in Innovus tool. Good tool knowledge in Cadence Innovus. Basic Knowledge in tcl scripting Good knowledge in python scripting. Having knowledge about gvim commands and Linux commands. Deep Knowledge in Cadence Genus.

Experience

5 yrs 6 mos

Total Experience

1 yr 9 mos

Average Tenure

3 yrs 2 mos

Current Experience

Mediatek

Physical Design Engineer

May 2023 – Present · 3 yrs · India · Remote

FloorplanningDesign Rule Checking (DRC)Physical Design

Leadsoc technologies pvt ltd

Physical Design Engineer

Mar 2023 – Present · 3 yrs 2 mos · India · Remote

Intel corporation

Physical Design Engineer

Sep 2021 – Mar 2023 · 1 yr 6 mos · Bangalore · Hybrid

PNRPhysical Design

Mirafra technologies

Physical Design Engineer

Aug 2021 – Mar 2023 · 1 yr 7 mos · Bangalore

Vicanpro technologies pvt limited

2 roles

Physical Design Engineer

Nov 2020 – Aug 2021 · 9 mos

Physical Design Engineer

Jun 2019 – Oct 2020 · 1 yr 4 mos

Education

Francis Xavier Engineering College

Bachelor of Engineering - BE

Jan 2017 – Jan 2020

Stackforce found 100+ more professionals with Physical Design & Floorplanning

Explore similar profiles based on matching skills and experience

Dillip Badu

Senior Principal Application Engineer

at Cadence

Bengaluru, India14 yrs 11 mos exp

InnovusPPA OptimizationDesign Flow DevelopmentMentorshipAdvanced Node Flow Testing

Mayur Mohd

Senior Lead Engineer

at Qualcomm

Noida, India7 yrs 3 mos exp

Universal Verification Methodology (UVM)System verilog

Astitva Bhargava

Senior Engineer

at Qualcomm

Bengaluru, India13 yrs 10 mos exp

System on a Chip (SoC)Static Timing AnalysisLow-power DesignSynthesis

Suhina Pal

ASIC Design Verification Engineer

at Google

Bengaluru, India9 yrs 3 mos exp

Functional VerificationSystemVerilog

Padmaja Chauhan

Senior Technical Lead

at HCLTech

Heerak Bandopadhyay

Senior Department Manager

at MediaTek

Bengaluru, India19 yrs 6 mos exp

ASICSoCPower IntegrityPower Analysis

Rajendraprasad Nagula

Physical Design Engineer

at AMD

Hyderabad, India0 mo exp

Physical DesignApplication-Specific Integrated Circuits (ASIC)

Mohammad Maqsood

SoC Design Engineer

at Intel Corporation

Bengaluru, India11 yrs 8 mos exp