S

Suhas C.

CTO

India20 yrs 2 mos experience
Highly Stable

Key Highlights

  • Expert in SoC and memory subsystem performance analysis.
  • Proven track record in semiconductor design and analysis.
  • Strong foundation in embedded systems and computer architecture.
Stackforce AI infers this person is a Semiconductor Design Engineer with expertise in SoC performance analysis.

Contact

LinkedIn

Skills

Core Skills

Soc DesignPerformance AnalysisPower EstimationFpga

Other Skills

SimulationModelingFront-end designHigh level modeling of embedded systemsVLSIVerilogEmbedded SystemsIPComputer Architecture

Experience

20 yrs 2 mos
Total Experience
4 yrs 2 mos
Average Tenure
3 yrs 9 mos
Current Experience

Amd

Senior Member Of Technical Staff

Jul 2022 – Present · 3 yrs 9 mos

Freescale semiconductor

2 roles

Staff Design Engineer

Jan 2013 – Jul 2022 · 9 yrs 6 mos

  • Performance analysis of SoCs targeted at the networking space.
SoC designPerformance analysis

Student intern

May 2012 – Aug 2012 · 3 mos · Austin, Texas Area

  • Investigate accuracy of the high level power estimation tool, McPAT. The idea is to integrate it with Freescale's performance simulator and then calibrate it against gate level power numbers.

National instruments

LabVIEW Intern

May 2010 – Aug 2010 · 3 mos

  • Worked on developing a routing delay model for FPGA's

University of texas at austin

Graduate Student

Aug 2009 – Dec 2012 · 3 yrs 4 mos · Austin, Texas Area

  • Graduate Student in ECE ( Comp. Arch Track) at UT Austin. Working in the area of ESL.

Freescale semiconductor

Senior Design Engineer

Dec 2005 – Jul 2009 · 3 yrs 7 mos

  • Front End design of 32 bit Coldfire based SoC's for Consumer and Industrial markets.
  • System Engineering of S08 based energy metering parts.
SoC design

Education

The University of Texas at Austin

MS — Electrical and Computer Engineering

Jan 2009 – Jan 2012

Netaji Subhas Institute of Technology

BE — Electronics and Communications

Jan 2001 – Jan 2005

Delhi Public School - R. K. Puram

High School

Jan 1999 – Jan 2001

New Era School

Secondary School Examination — Science stream

Jan 1987 – Jan 1999

Loyola Jamshedpur

Stackforce found 100+ more professionals with Soc Design & Performance Analysis

Explore similar profiles based on matching skills and experience

Ashwin Ramamurthy

Ashwin Ramamurthy

Senior Staff Engineer

at MediaTek

Bengaluru, India9 yrs 8 mos exp
SynthesisApplication EngineeringPower AnalysisMethodology Development
Deepak Aggarwal

Deepak Aggarwal

Member of Technical Staff

at AMD

Hyderabad, India6 yrs 9 mos exp
Low-power DesignStatic electrical check
Swati Vasishta

Swati Vasishta

Partner

at Finshire Capital

Bengaluru, India12 yrs 3 mos exp
SoC designalgorithmic tradinggraphics designhardware engineeringinvestment strategy
Pragdev Panda

Pragdev Panda

Department Manager

at MediaTek

Bengaluru, India20 yrs 6 mos exp
Static Timing AnalysisDFTUPF developmentDFT Strategy
Amit Pandey

Amit Pandey

Staff Engineer

at MediaTek

Bengaluru, India6 yrs 9 mos exp
Timing Closure
Gaurav Venkatagiri

Gaurav Venkatagiri

SMTS - CPU Performance Modelling

at AMD

Bengaluru, India14 yrs 10 mos exp
CPU Performance ModellingFunctional VerificationMicroarchitecture
SP

Sravanthi Pedireddi

Technical Lead

at HCLTech

Bengaluru, India8 yrs 2 mos exp
SoC DesignASIC Design
Archana Krishnamurthy

Archana Krishnamurthy

Senior Technical Lead

at Intel Corporation

Bengaluru, India18 yrs 3 mos exp
Clock DistributionStatic Timing AnalysisTechnical LeadershipCircuit Design