Deepak Aggarwal

Software Engineer

Hyderabad, Telangana, India6 yrs 9 mos experience

Most Likely To SwitchHighly Stable

Key Highlights

Expert in low-power design with 4 years of experience.
Strong academic background with high grades in engineering.
Proficient in multiple programming languages and hardware design tools.

Stackforce AI infers this person is a Low-Power Design Engineer with expertise in hardware optimization and electrical engineering.

Contact

Skills

Core Skills

Low-power DesignStatic Electrical Check

Other Skills

Architecture checkEarly power estimationPower OptimizationPerlVerilogPower ArtistField-Programmable Gate Arrays (FPGA)PythonEmbedded CMatlabSimulinkCLinuxTCLPSCAD

About

I am a passionate person who is always interested to learn new things and always give his 100 percentage in everything. I am interested in hardware design and working as low power domain since last 4 year. I always have been good in studies and also take part in every sports activities with full enthusiasm .

Experience

6 yrs 9 mos

Total Experience

3 yrs 4 mos

Average Tenure

4 yrs 11 mos

Current Experience

Amd

2 roles

Member of Technical Staff

Jul 2024 – Present · 1 yr 9 mos

Static electrical checkArchitecture checkLow-power Design

Senior silicon Design engineer

May 2021 – Jul 2024 · 3 yrs 2 mos

Static electrical checkArchitecture checkLow-power Design

Blaize

Design Engineer

Jul 2019 – May 2021 · 1 yr 10 mos · Hyderabad Area, India

Early power estimationLow-power Design

Education

Indian Institute of Science (IISc),bangalore

M.tech — Electrical Engineering

Jan 2017 – Jan 2019

YMCA University of Science & Technology

Bachelor of Technology — Electrical Engineering

Jan 2013 – Jan 2017

Rawal Convent School

Non medical

Jan 2011 – Jan 2013

Modern B.P. public school

secondary examination

Jan 2009 – Jan 2011

Stackforce found 100+ more professionals with Low-power Design & Static Electrical Check

Explore similar profiles based on matching skills and experience

Sreekanth Mapu

Staff Engineer

at Qualcomm

Bengaluru, India12 yrs 1 mo exp

Physical DesignStatic Timing AnalysisClock Tree Synthesis

Dravit Rana

Physical Design Senior Staff Engineer

at MediaTek

Bengaluru, India12 yrs 4 mos exp

Physical DesignPower Integrity

Himanshu Singh

DFT Engineer

at AMD

India12 yrs 11 mos exp

DFTSilicon debug

Aniket Joshi

Staff Engineer

at MediaTek

Bengaluru, India6 yrs 9 mos exp

Physical DesignStatic Timing Analysis

SHWETHA RS

System-on-Chip Design Engineer

at Intel Corporation

Bengaluru, India6 yrs 10 mos exp

Logic SynthesisStatic Timing Analysis

Somya Dashora

Staff Engineer

at Qualcomm

Udaipur, India7 yrs 4 mos exp

CPU designVirtualizationSystem Verilog

Vikas Verma

Senior Staff Engineer

at MediaTek

Bengaluru, India13 yrs 5 mos exp

VLSISoCPhysical DesignTiming Closure

Raj Godara

Sr. Silicon Design Engineer

at AMD

Hyderabad, India3 yrs 8 mos exp