Darshan N Gupta

CTO

Mysuru, Karnataka, India8 yrs 9 mos experience

Most Likely To SwitchHighly Stable

Key Highlights

Lead Engineer with extensive experience in Physical Design.
Proficient in PDN convergence and Reliability verification signoff.
Strong background in scripting and layout design.

Stackforce AI infers this person is a Physical Design Engineer with expertise in semiconductor design and verification.

Contact

Skills

Core Skills

Physical DesignPdn Convergence And Reliability Verification Signoff

Other Skills

TCL scriptingShell ScriptingC (Programming Language)Synopsys toolsRedhawkEMIR AnalysisTcl-TkStandard Cell LayoutsAnalog Layouts

Experience

8 yrs 9 mos

Total Experience

2 yrs 4 mos

Average Tenure

4 yrs 10 mos

Current Experience

Qualcomm

2 roles

Lead Engineer Senior

Promoted

Nov 2024 – Present · 1 yr 5 mos · Hybrid

Physical DesignPDN convergence and Reliability verification signoffTCL scriptingShell ScriptingC (Programming Language)Synopsys tools+5

Senior Engineer

Jun 2021 – Nov 2024 · 3 yrs 5 mos · Hybrid

Eximius design

Physical Design Engineer

Sep 2020 – Jun 2021 · 9 mos · Bengaluru, Karnataka, India · On-site

Beta scientifics

Physical Design Engineer

Jun 2019 – Aug 2020 · 1 yr 2 mos · Bengaluru, Karnataka, India · On-site

Intel corporation

Consultant Physical Design Engineer

Jun 2018 – Jun 2021 · 3 yrs · Bengaluru, Karnataka, India · On-site

Signalchip innovations

Consultant Physical Design Engineer

Feb 2018 – May 2018 · 3 mos · Bengaluru, Karnataka, India · On-site

Frenustech pvt ltd

Physical Design Engineer

Jul 2017 – Jun 2019 · 1 yr 11 mos · Greater Bengaluru Area · On-site

Education

Academy for Technical and Management Excellence, MYSORE

Bachelor of Engineering (BE)

Jan 2013 – Jan 2017

Stackforce found 100+ more professionals with Physical Design & Pdn Convergence And Reliability Verification Signoff

Explore similar profiles based on matching skills and experience

Durga Dileep Madduri

Senior Engineer

at MediaTek

Bengaluru, India2 yrs 9 mos exp

Static Timing AnalysisSynthesis

Sairam G

Sr.Silicon Design Engineer

at AMD

Andhra Pradesh, India9 yrs 2 mos exp

Indushekhar Benjwal

Director of Engineering

at Intel Corporation

Bengaluru, India27 yrs 1 mo exp

ManagementPDK DevelopmentPhysical ImplementationDesign PortingBackend Design Methodologies

Pratik Dave

Staff Engineer

at MediaTek

Bengaluru, India4 yrs 2 mos exp

Static Timing AnalysisLogic Synthesis

Mario Da Costa

Engineering Manager

at Intel Corporation

Bengaluru, India25 yrs 9 mos exp

Rahul Kumar Singh

Staff Engineer

at MediaTek

Bengaluru, India10 yrs 8 mos exp

Avilash Mohanty

Senior Physical Design Engineer

at NVIDIA

Delhi, India8 yrs 9 mos exp

Karthik Durga

ASIC Engineer DFT

at Meta

India14 yrs 8 mos exp

DFTIntegrated Circuit Design