Harish Mundrathi

Software Engineer

Bengaluru, Karnataka, India8 yrs 3 mos experience

Key Highlights

  • Expert in DFT and MBIST methodologies.
  • Proficient in custom algorithm creation for memory testing.
  • Strong background in semiconductor engineering.
Stackforce AI infers this person is a semiconductor engineering expert with a focus on DFT and memory testing methodologies.

Contact

LinkedIn

Skills

Core Skills

Dft MethodologyMbist

Other Skills

Cadence VirtuosoSynopsis dc_shellsynopsis icc_shellMentor Graphics(model_sim,Tessent_shell)verilogPerlTCLTCADField-Programmable Gate Arrays (FPGA)Microsoft OfficeTurbo CMicrosoft WordWindows

About

Worked on DFT end-end execution and MBIST DFT methodology. Had experience on Tessent MemeoryBist custom algorithm creation. Worked multiple MBIST custom patterns for different types of memories and validated the patterns.

Experience

8 yrs 3 mos
Total Experience
2 yrs
Average Tenure
3 mos
Current Experience

Marvell technology

Senior Staff Engineer

Jan 2026 – Present · 3 mos · Bengaluru, Karnataka, India · On-site

Cadence VirtuosoSynopsis dc_shellsynopsis icc_shellMentor Graphics(model_sim,Tessent_shell)verilogPerl+5

Samsung semiconductor

Senior Staff Engineer

Apr 2025 – Jan 2026 · 9 mos · Banglore · Hybrid

Intel corporation

SOC DFT Engineer

Oct 2022 – Apr 2025 · 2 yrs 6 mos · Bengaluru, Karnataka, India

Marvell semiconductor

DFT Engineer

Nov 2019 – Oct 2022 · 2 yrs 11 mos · Bengaluru, Karnataka, India

Globalfoundries

2 roles

DFT Engineer

May 2018 – Nov 2019 · 1 yr 6 mos · Banglore

Intern

Jan 2018 – May 2018 · 4 mos · Banglore

  • working on DFT methodologies

Education

Vellore Institute of Technology

Master of Technology - MTech — VLSI Design

Jan 2016 – Jan 2018

Stackforce found 51 more professionals with Dft Methodology & Mbist

Explore similar profiles based on matching skills and experience

JK

JeyaPrabu K

Senior DFT Engineer

at Intel Corporation

Bengaluru, India8 yrs exp
DFTATPG
K. A.

K. A.

DFT Engineer

at Intel Corporation

Delhi, India2 yrs 9 mos exp
DFTVerilog
Karthik Durga

Karthik Durga

ASIC Engineer DFT

at Meta

India14 yrs 8 mos exp
DFTIntegrated Circuit Design
Amisha P

Amisha P

Silicon Design Engineer 2 at AMD

at AMD

Kozhikode, India3 yrs 7 mos exp
DFTRTL implementationRTL Verification
SN

Srujana Nandoju

Digital Design Engineer

at Intel Corporation

Hyderabad, India6 yrs 6 mos exp
Physical DesignTiming Closure
Veerraju Masimukkula

Veerraju Masimukkula

Senior Manager - ASIC Design

at Alphawave Semi

Hyderabad, India15 yrs 5 mos exp
Mehul Patel

Mehul Patel

DFT Principal Engineer

at NXP Semiconductors

Bengaluru, India13 yrs 5 mos exp
ATPGDFTJTAGMBIST
Jhansi Nallapati

Jhansi Nallapati

SMTS -- Silicon design engineer

at AMD

Hyderabad, India13 yrs 7 mos exp
DFT architecture planningSilicon Validation