Neyaz Ahmad

DevOps Engineer

Bengaluru, Karnataka, India4 yrs 6 mos experience
Most Likely To Switch

Key Highlights

  • Expertise in Verilog HDL and VAMS for IC design.
  • Hands-on experience with Cadence tools for verification.
  • Strong foundation in VLSI design from MTech education.
Stackforce AI infers this person is a Semiconductor Verification Engineer with strong VLSI design expertise.

Contact

LinkedIn

Skills

Core Skills

Verilog HdlVams

Other Skills

shell scriptingIrunCadence VirtuosoSimvisionVIVAAnalog IC designVery-Large-Scale Integration (VLSI)EngineeringUnixSPICEDigital IC DesignSystemVerilogUniversal Verification Methodology (UVM)

About

Intern at NXP semiconductor

Experience

4 yrs 6 mos
Total Experience
1 yr 4 mos
Average Tenure
2 yrs
Current Experience

Interex semiconductor

Senior Design and Verification Engineer

May 2024 – Present · 2 yrs · Bengaluru, Karnataka, India · On-site

Mediatek

Design Verification Engineer

Mar 2023 – Apr 2024 · 1 yr 1 mo · Bengaluru, Karnataka, India · On-site

Excelmax technologies

Design Verification Engineer

Mar 2023 – Apr 2024 · 1 yr 1 mo · Bengaluru, Karnataka, India · On-site

Tanzanite silicon solutions

Design Verification Engineer

Jan 2022 – Apr 2023 · 1 yr 3 mos · India

Mirafra technology

Design Verification Engineer

Sep 2021 – Feb 2023 · 1 yr 5 mos · India · Hybrid

Nxp semiconductors

Intern

Jul 2019 – Jun 2020 · 11 mos · Noida, Uttar Pradesh, India

  • I am currently in NXP semiconductor , Noida as a verification engineer intern in the SoC AMS verification team. Work on clocking module and verification. Also worked on Padring. Now I'm working and learning about PLL . Expertise in creating, randomising test cases using shell scripting in GVIM and responsible for writing RTL (Verilog codes and VAMS) used for testing features of the IP's interfaces and debug of the flow of various module interfaces using Irun, Virtuoso, Simvision and VIVA.
Verilog HDLVAMSshell scriptingIrunCadence VirtuosoSimvision+1

Motilal nehru national institute of technology

Instructor

Jun 2019 – Jul 2019 · 1 mo

  • Instructor in one month summer training on VLSI design and embedded systems (VDES 2019) at MNNIT Allahabad

Bharat sanchar nigam limited

Vocational training

May 2013 – Jun 2013 · 1 mo · Bettiah, Bihar, India

Education

Motilal Nehru National Institute Of Technology

Master of Technology - MTech — Microelectronics &VLSI design

Jan 2018 – Jan 2020

Chhattisgarh Swami Vivekanand Technical University, Bhilai

Bachelor of Engineering - BE — Electronic and Telecommunications Engineering

Jan 2011 – Jan 2015

R.L.S.Y. College, Bettiah

Intermediate — Maths

Jan 2008 – Jan 2010

Saraswati Vidya Mandir Barwat Sena,Bettiah

Matriculation

Jan 2008 – Jan 2008

Stackforce found 100+ more professionals with Verilog Hdl & Vams

Explore similar profiles based on matching skills and experience

Sai Raju Nuguri

Sai Raju Nuguri

Senior Engineer (STA Signoff)

at MediaTek

Hyderabad, India9 mos exp
ASIC DESIGNStatic Timing Analysis
LOKESH G.S

LOKESH G.S

Staff Engineer

at MediaTek

Bengaluru, India9 yrs 8 mos exp
RTL DesignArchitectural Design
Ravi Ratan Jha

Ravi Ratan Jha

SoC Design Engineer

at Intel Corporation

Bengaluru, India2 yrs 11 mos exp
Digital CMOS IC DesignStatic Timing Analysis
Deepti Dewangan

Deepti Dewangan

Senior Engineer

at Qualcomm

India3 yrs 6 mos exp
Navnish Kumar

Navnish Kumar

Sr Manager R&D

at Synopsys Inc

Noida, India13 yrs 5 mos exp
Transactor DevelopmentEmulation PlatformsVerification
Vishnu Priyaa Venkatachalam

Vishnu Priyaa Venkatachalam

Senior Engineer

at Qualcomm

Bengaluru, India3 yrs 3 mos exp
IP Verification
Prameeth H

Prameeth H

Senior Design Verification Engineer

at Analog Devices

Bengaluru, India4 yrs 10 mos exp
Functional Verification
Sai Krishna Kakani

Sai Krishna Kakani

CPU validation Engineer

at Intel Corporation

Ponnur, India4 yrs 10 mos exp
CPU validationDigital VLSI designIP design verificationPerformance modelling