Atul Agarwal

Software Engineer

Bengaluru, Karnataka, India3 yrs 10 mos experience

Highly Stable

Key Highlights

Experienced in hardware engineering and software development.
Strong background in physical design and timing analysis.
Alumni of prestigious IITs with advanced technical skills.

Stackforce AI infers this person is a Hardware and Software Engineer with expertise in Electronics and System on a Chip design.

Contact

Skills

Other Skills

Physical DesignStatic Timing AnalysisLayout Versus Schematic (LVS)ElectronicsSystem on a Chip (SoC)MatlabCPerlPublic SpeakingPrimetimeICC2TCLCalibreCricketP&R

About

I believe in positive-sum games

Experience

3 yrs 10 mos

Total Experience

1 yr 11 mos

Average Tenure

Current Experience

Shovel company

Software Developer

Sep 2020 – May 2021 · 8 mos · Bengaluru, Karnataka, India

Mediatek

2 roles

Senior Hardware Engineer

Promoted

Mar 2018 – Sep 2020 · 2 yrs 6 mos

Hardware Engineer

Jul 2017 – Mar 2018 · 8 mos

Education

Indian Institute of Technology, Delhi

Master of Technology (MTech) — Electrical and Electronics Engineering

Jan 2015 – Jan 2017

Indian Institute of Technology Jodhpur

Bachelor of Technology (B.Tech.) — Electrical Engineering

Jan 2011 – Jan 2015

Stackforce found 100+ more professionals with Physical Design & Static Timing Analysis

Explore similar profiles based on matching skills and experience

Venkatesh Aluvala

Silicon Design Engineer 2

at AMD

Hyderabad, India2 yrs 8 mos exp

Clock Tree SynthesisDesign Rule Checking (DRC)Place & Route

Nikita Singh

Physical Design Engineer

at Samsung India

Karnataka, India10 yrs 10 mos exp

Physical DesignApplication-Specific Integrated Circuits (ASIC)

vivekanand vivek

Staff Engineer

at MediaTek

Kerala, India10 yrs 8 mos exp

Digital Circuit DesignVery-Large-Scale Integration (VLSI)

Anusha C V

Physical Design Engineer

at Capgemini Engineering

Bengaluru, India4 yrs 7 mos exp

Integrated Circuits (IC)Physical Design

Preeti Chaudhary

Physical Design Engineer

at Intel Corporation

Bengaluru, India10 mos exp

Physical DesignCMOS technologyVLSI design

jagadeesh reddy

Senior Methodology Engineer

at Intel Corporation

Bengaluru, India9 yrs 3 mos exp

Physical DesignMethodology Development

Rahul Tiwari

Analog Design Methodology Engineer

at Intel Corporation

Delhi, India6 yrs 3 mos exp

Analog Design MethodologyCadence VirtuosoAnalog Layout Design

Burhanuddin Dhandhukawala

Hardware Design Engineer

at HIGH FREQUENCY TRADING

Greater Delhi, India5 yrs 8 mos exp