salma jabeen

Software Engineer

Hyderabad, Telangana, India4 yrs 8 mos experience

Key Highlights

  • Proficient in Lint and verification methodologies.
  • Hands-on experience with Soc and Subsystem checks.
  • Strong foundation in Verilog and SystemVerilog.
Stackforce AI infers this person is a Semiconductor Design Engineer with expertise in verification and linting processes.

Contact

LinkedIn

Skills

Core Skills

LintVerilog

Other Skills

ExiteSpyglass LintQuesta CDCSpyglass CDCQuesta RDCSpyglass RDCSystemVerilogFishtailSynopsys PrimetimeRTL CodingUniversal Verification Methodology (UVM)AXIAPBAMBADesign Tools

Experience

4 yrs 8 mos
Total Experience
1 yr 10 mos
Average Tenure
11 mos
Current Experience

Scaledge technology

Design Engineer

Jun 2025 – Present · 11 mos

Amd

Silicon Design Engineer

May 2024 – Present · 2 yrs · Hyderabad, Telangana, India · On-site

  • Working as contractor in AMD, worked on unit testing,worked on regression, cdc, rdc, lint, clp, syn,sdcqa, tcl scripting.
  • Creating environment setup for lint,cdc,rdc,fishtail
  • Soc and Subsystem lint checks with Spyglass Lint.
  • Soc and Subsystem level CDC checks with Questa CDC and Spyglass CDC
  • Soc and Subsystem level RDC checks with Questa RDC and Spyglass RDC
  • Ownership of Excite Setup
  • Completed Assigned tasks on time .
LintExite

Sion semiconductors private limited

RTL Design Engineer

Jun 2022 – May 2025 · 2 yrs 11 mos · Hyderabad, Telangana, India · On-site

VerilogSystemVerilog

Maven silicon

Internship Trainee

Mar 2013 – Jan 2014 · 10 mos

VerilogSystemVerilog

Education

Muffakham Jah College of Engineering & Technology

Master of Technology - MTech

Gokaraju Rangaraju Institute of Engineering and Technology

B.Tech

KL University

Research Scholar

Stackforce found 100+ more professionals with Lint & Verilog

Explore similar profiles based on matching skills and experience

Raj Godara

Raj Godara

Sr. Silicon Design Engineer

at AMD

Hyderabad, India3 yrs 9 mos exp
RTL Design
SHAMBHUROHITH KUMAR B N

SHAMBHUROHITH KUMAR B N

Senior Application Specific Integrated Circuit Engineer

at NVIDIA

Bengaluru, India3 yrs 9 mos exp
RTL CodingRTL Verification
Naresh Babu Miriyala

Naresh Babu Miriyala

Senior Member of Technical Staff

at AMD

Hyderabad, India13 yrs 1 mo exp
VLSIRTL DesignRTL IntegrationCDC
Jaswanth kumar karnatakam

Jaswanth kumar karnatakam

Systems Design Engineer

at AMD

Hyderabad, India4 yrs 9 mos exp
RTL DesignPCIe
Abhishek Patel

Abhishek Patel

SoC Design Engineer

at Intel Corporation

Thanesar, India2 yrs 3 mos exp
RTL DesignStatic Timing Analysis
Deeksha Tiwari

Deeksha Tiwari

SoC Design Intern

at Intel Corporation

Gurgaon, India0 mo exp
VLSI Physical Design
Gaurav Kasana

Gaurav Kasana

Senior RTL Design Engineer

at Qualcomm

Ghaziabad, India3 yrs 9 mos exp
Digital Hardware DesignSystemVerilog
Ankala Rishivardhan

Ankala Rishivardhan

SoC Design Engineer

at Intel Corporation

Telangana, India11 mos exp
RTL DesignRTL Development