Amareshwar marni

Software Engineer

Penang, Malaysia5 yrs 10 mos experience

Key Highlights

  • Expert in Physical Design with 16nm technology.
  • Proficient in RTL to GDSII flow.
  • Strong leadership and project execution skills.
Stackforce AI infers this person is a Semiconductor Design Engineer with expertise in Physical Design and ASIC methodologies.

Contact

LinkedIn

Skills

Core Skills

Physical Design

Other Skills

PNRRTL - GDSIICadenceApplication-Specific Integrated Circuits (ASIC)Static Timing AnalysisResearchVerilogPerlC++MatlabUnixLeadershipPhysical VerificationFloor PlanningPlacement and Routing

About

Internship at Ambit semiconductors,I have worked there with cutting edge technologies such as 16nm chip using power,area,timing constraints and multi VT cells variations. I am currently on going my project work with that 16nm synthesis output and executing it till the GDS output (tapeout).

Experience

5 yrs 10 mos
Total Experience
1 yr 1 mo
Average Tenure
2 mos
Current Experience

Infinecs systems

Senior Physical Design Engineer

Mar 2026 – Present · 2 mos · Penang, Malaysia · On-site

  • *Contractor* INTEL

Ambit semiconductors private limited

Senior Physical Design Engineer

May 2025 – Mar 2026 · 10 mos · Bengaluru, Karnataka, India · On-site

Cadence design systems

Senior Application Engineer

Feb 2024 – May 2025 · 1 yr 3 mos · Bengaluru, Karnataka, India · On-site

Ust

VLSI Physical Design Engineer III

May 2022 – Feb 2024 · 1 yr 9 mos · Penang, Malaysia · On-site

  • *Contractor* MICROCHIP
PNRPhysical Design

Amd

Silicon Physical Design Engineer II

Jun 2021 – May 2022 · 11 mos · Bengaluru, Karnataka, India

Synopsys inc

Technical Engineer

Jul 2020 – Jun 2021 · 11 mos · Hyderabad, Telangana, India

Ambit semiconductors

Internship

Jul 2018 – Sep 2018 · 2 mos · Bengaluru Area, India

  • Worked with 16nm DDRPHY multi VT synthesis using low power optimization techniques

Education

Amrita Vishwa Vidyapeetham

Master's degree — VLSI design

Jan 2019 – Jan 2021

MVJ College of Engineering, Bangalore, India

BTech - Bachelor of Technology

Jan 2015 – Jan 2019

Narayana pu college

Intermediate — PCMC

Jan 2013 – Jan 2015

NSVK English medium high school

10 — PCMC

Jan 2012 – Jan 2013

Stackforce found 100+ more professionals with Physical Design

Explore similar profiles based on matching skills and experience

Pranusha K.

Pranusha K.

Senior Physical Design Engineer

at SierraEdge AI

Bengaluru, India5 yrs 6 mos exp
Durga Dileep Madduri

Durga Dileep Madduri

Senior Engineer

at MediaTek

Bengaluru, India2 yrs 10 mos exp
Static Timing AnalysisSynthesis
Venkat Malluri

Venkat Malluri

Senior Manager - IC design

at Broadcom Inc.

Hyderabad, India25 yrs 6 mos exp
SG

Sairam G

Sr.Silicon Design Engineer

at AMD

Andhra Pradesh, India9 yrs 3 mos exp
Indushekhar Benjwal

Indushekhar Benjwal

Director of Engineering

at Intel Corporation

Bengaluru, India27 yrs 2 mos exp
ManagementPDK DevelopmentPhysical ImplementationDesign PortingBackend Design Methodologies
Pratik Dave

Pratik Dave

Staff Engineer

at MediaTek

Bengaluru, India4 yrs 3 mos exp
Static Timing AnalysisLogic Synthesis
MD

Mario Da Costa

Engineering Manager

at Intel Corporation

Bengaluru, India25 yrs 10 mos exp
Rahul Kumar Singh

Rahul Kumar Singh

Staff Engineer

at MediaTek

Bengaluru, India10 yrs 9 mos exp