Surekha Merla

Software Engineer

Bengaluru, Karnataka, India5 yrs 11 mos experience
Most Likely To Switch

Key Highlights

  • Experienced in ASIC Verification in semiconductor industry.
  • Proficient in multiple verification methodologies.
  • Strong foundation in digital design and programming.
Stackforce AI infers this person is a Semiconductor Verification Engineer with expertise in ASIC design and verification methodologies.

Contact

LinkedIn

Skills

Other Skills

Functional CoverageConstraint Based VerificationAssertion Based VerificationDigital designVerilogSystemVerilogUniversal Verification Methodology (UVM)C (Programming Language)PerlUnixShell Scripting

About

Experienced in Design Verification working in semiconductor industry

Experience

5 yrs 11 mos
Total Experience
1 yr 6 mos
Average Tenure
1 yr 11 mos
Current Experience

Micron technology

2 roles

Senior ASIC Verification Engineer

Promoted

Nov 2025 – Present · 6 mos · bangalore

ASIC Verification Engineer

Jun 2024 – Nov 2025 · 1 yr 5 mos · bangalore

Mediatek

Asic Verification Engineer

Apr 2022 – May 2024 · 2 yrs 1 mo · Bangalore

Excelmax technologies

Design Verification Engineer

Jan 2021 – Mar 2022 · 1 yr 2 mos · Bangalore Urban, Karnataka, India

  • Design Verification

Maven silicon

2 roles

Verification Intern

Jan 2020 – May 2020 · 4 mos · Bangalore Urban, Karnataka, India

  • Verification

Design and Verification Trainee

Jun 2019 – Dec 2019 · 6 mos · Bangalore Urban, Karnataka, India

  • RTL Design and Verification

Education

Shri Vishnu Engineering College for Women, Vishnupur, Kovvada Village, Bhimavaram, PIN-534202(CC-B0)

Bachelor's degree — Electronics and communication

Jun 2015 – Apr 2019

Stackforce found 100+ more professionals with Functional Coverage & Constraint Based Verification

Explore similar profiles based on matching skills and experience

GOPI REDDY CHAGANTI

GOPI REDDY CHAGANTI

VLSI Design Verification Apprentice

at MediaTek

Bengaluru, India0 mo exp
Verilog
Gowtham Santosh

Gowtham Santosh

Senior silicon design engineer

at AMD

Bengaluru, India9 yrs exp
UVMSystem Verilog
Velmala Gangadhar

Velmala Gangadhar

Senior Design Verification Engineer

at Micron Technology

Hyderabad, India5 yrs 6 mos exp
Digital LogicFunctional Verification
Hanish Singla

Hanish Singla

R&D Sr. Director

at Synopsys

Noida, India23 yrs 5 mos exp
Akash Nagaria

Akash Nagaria

Senior Engineer

at MediaTek

Bengaluru, India2 yrs 10 mos exp
Physical Aware SynthesisLogic Synthesis
Madhusmita Sahu

Madhusmita Sahu

Senior Soc Pre-Si Verification Engineer

at Intel Corporation

Bengaluru, India8 yrs 3 mos exp
Digital DesignsVery-Large-Scale Integration (VLSI)
Dibya Narayan Behera

Dibya Narayan Behera

Senior Lead Engineer

at Synapse Design Inc.

Bengaluru, India7 yrs 9 mos exp
PCIeCoverage AnalysisBlock-Level VerificationUVM
Pavan Nadagoudar

Pavan Nadagoudar

Senior IP verification engineer

at Qualcomm

Bengaluru, India5 yrs 6 mos exp