Venugopal Raavi

Software Engineer

Hyderabad, Telangana, India4 yrs 1 mo experience

Highly Stable

Key Highlights

Proficient in RTL-GDS-II physical design.
Hands-on experience with Innovus and Synopsys tools.
Strong background in Python and Logic Synthesis.

Stackforce AI infers this person is a Semiconductor Design Engineer with expertise in physical design and verification.

Contact

Skills

Core Skills

Python (programming Language)Logic Synthesis

Other Skills

PerlTCLDesign Rule Checking (DRC)BumpPhysical VerificationPhysical DesignFloorplanningLow-power DesignPower AnalysisTiming ClosureTimingStaRoutingCtsPlacement

About

i have a good knowledge in physical design role , i can able to do from RTL-GDS-II and hands on experience of innovus and synopsis tools

Experience

4 yrs 1 mo

Total Experience

3 yrs

Average Tenure

1 yr

Current Experience

Amd

2 roles

Silicon Design Engineer 2

Apr 2025 – Present · 1 yr 1 mo

Silicon Design Engineer 2

Mar 2024 – Mar 2025 · 1 yr

Python (Programming Language)Perl

Laksh semiconductors

ASIC Physical Design Engineer

Feb 2022 – Mar 2025 · 3 yrs 1 mo · Hyderabad, Telangana, India

Python (Programming Language)Logic Synthesis

Seminds pvt ltd

Physical Design Engineer

Sep 2021 – Feb 2022 · 5 mos

Education

Govt. Polytechnic College

Diploma of Education — Electrical and Electronics Engineering

Vasireddy Venkatadri International Technological University

Bachelor of Technology - BTech — Electrical and Electronics Engineering

spbm zphs

ssc — ssc

Stackforce found 100+ more professionals with Python (programming Language) & Logic Synthesis

Explore similar profiles based on matching skills and experience

Keerthi Mikkal

Memory Subsystem Design

at Intel Corporation

Bengaluru, India8 yrs 9 mos exp

TimingStatic Timing Analysis

Sanhith Kosuri

Hardware Engineer 3

at Juniper Networks

Bengaluru, India9 yrs 2 mos exp

Shruti Bheemanagoudra

Staff Engineer

at MediaTek

Bengaluru, India7 yrs 6 mos exp

Low-power Design

Revathi S

Senior Staff R&D Engineer

at Synopsys Inc

Bengaluru, India22 yrs 8 mos exp

Machine LearningSystemVerilogProject ManagementVerification and Validation (V&V)Core Java

Jaidev Kaushik

Senior Physical Design Engineer

at Intel Corporation

Bengaluru, India9 yrs 2 mos exp

APR (Place & Route)

Yashas Uppoor

ASIC Design Engineer

at Google

Bengaluru, India6 yrs 10 mos exp

ASIC DesignVLSI

Hemanth Kumar Vempati

Staff Engineer

at Qualcomm

Bengaluru, India9 yrs 11 mos exp

Physical DesignStatic Timing Analysis (STA)

Gaurav Sharma

Silicon Design Engineer 2

at AMD

Hyderabad, India9 mos exp

RTL DesignDigital IC DesignAnalog IC Design