Priyanka Mallick

Software Engineer

Bengaluru, Karnataka, India7 yrs 8 mos experience

Key Highlights

  • Experienced in semiconductor automation and circuit design.
  • Strong background in SRAM design and verification.
  • Quick learner with a focus on smart work.
Stackforce AI infers this person is a Semiconductor Design Engineer with expertise in automation and circuit design.

Contact

LinkedIn

Skills

Other Skills

AutomationStatic Timing AnalysisLow-power DesignPerlCharacterizationShellVerilogMicrosoft Office

About

Priyanka is a quick learner who believes in smart work over hard work. She is currently a Memory Design Engineer in Qualcomm where her work revolves around automation and circuit design. Apart from her professional life in semiconductor industry she enjoys dancing, yoga and playing chess.

Experience

7 yrs 8 mos
Total Experience
2 yrs 10 mos
Average Tenure
1 yr 10 mos
Current Experience

Qualcomm

Senior Lead Engineer

Jul 2024 – Present · 1 yr 10 mos · Bengaluru, Karnataka, India · On-site

Samsung electronics

2 roles

Staff Engineer

Promoted

Mar 2022 – Jun 2024 · 2 yrs 3 mos

Associate Staff Engineer

Jul 2021 – Mar 2022 · 8 mos

Mediatek

2 roles

Senior Engineer

Jul 2019 – Jun 2021 · 1 yr 11 mos

  • APL/PGV Model Development for SRAM compilers.
  • APL/PGV Flow Development & QA flow development.
  • Formal Verification (DRC, ERC, LVS) with netlister coding
  • Power On Simulations.
  • Timing Fixes
  • Leakage Analysis
  • On chip variation simuation
  • Worked on sub-micron technology nodes

Intern

Jul 2018 – Jun 2019 · 11 mos

  • Understanding flows for further feature enhancement
  • Developing the extraction flow
  • 6T SRAM Design in Virtuoso
  • Variable Body Biasing to reduce static power

Education

Vellore Institute of Technology

Master of Technology - MTech — VLSI Design

Jan 2017 – Jan 2019

Manipal Institute of Technology

Bachelor of Technology (B.Tech.) — Electrical and Electronics Engineering

Jan 2011 – Jan 2015

Delhi Public School, Bokaro

Jan 1997 – Jan 2011

Stackforce found 100+ more professionals with Automation & Static Timing Analysis

Explore similar profiles based on matching skills and experience

Somya Dashora

Somya Dashora

Staff Engineer

at Qualcomm

Udaipur, India7 yrs 5 mos exp
CPU designVirtualizationSystem Verilog
Saurabh Gupta

Saurabh Gupta

Sta engineer

at Qualcomm

India17 yrs 6 mos exp
Vikas Verma

Vikas Verma

Senior Staff Engineer

at MediaTek

Bengaluru, India13 yrs 6 mos exp
VLSISoCPhysical DesignTiming Closure
Santosh Tripathy

Santosh Tripathy

Senior Director, AI Silicon Engineering

at Microsoft

Bengaluru, India23 yrs 5 mos exp
Nuthan Kumar R

Nuthan Kumar R

Sr Physical Design Engineer

at Intel India Technology Pvt Ltd

Bengaluru, India23 yrs 3 mos exp
Physical DesignVLSIMicroprocessors
Venkatesh Aluvala

Venkatesh Aluvala

Silicon Design Engineer 2

at AMD

Hyderabad, India2 yrs 9 mos exp
Clock Tree SynthesisDesign Rule Checking (DRC)Place & Route
AP

AMRITA PATIL

Senior Engineer

at Qualcomm

India4 yrs exp
Digital IC designPhysical Design
Vidhan Singh

Vidhan Singh

Senior Silicon Design Engineer

at AMD

Ayodhya, India5 yrs 9 mos exp
Physical DesignPlace & RouteUnified Power Format (UPF)