Tushar Barapatre

Software Engineer

Bengaluru, Karnataka, India9 yrs 8 mos experience

Most Likely To SwitchHighly Stable

Key Highlights

Senior Analog Circuit Design Engineer with extensive experience.
Proficient in Cadence tools for circuit design.
Expertise in DRAM and SRAM technologies.

Stackforce AI infers this person is a highly skilled Analog Circuit Design Engineer with expertise in semiconductor technologies.

Contact

Skills

Other Skills

Cadence VirtuosoCadence SpectreTanner EDADynamic Random-Access Memory (DRAM)SRAM

Experience

9 yrs 8 mos

Total Experience

2 yrs 11 mos

Average Tenure

3 yrs 7 mos

Current Experience

Qorvo, inc.

Senior Analog Design Engineer

May 2025 – Present · 1 yr · Bengaluru, Karnataka, India · Remote

Alphawave semi

Analog Circuit Design Engineer

Dec 2023 – May 2025 · 1 yr 5 mos · India · On-site

Tessolve

Senior Analog Circuit Design Engineer

Oct 2022 – Present · 3 yrs 7 mos · Bengaluru, Karnataka, India

Qualcomm

SerDes Char Engineer

Jan 2021 – Oct 2022 · 1 yr 9 mos · Bengaluru, Karnataka, India

Si2chip technologies pvt. ltd.

2 roles

Associate Memory Design Engineer

Jul 2017 – Oct 2022 · 5 yrs 3 mos

Trainee

Aug 2016 – Jun 2017 · 10 mos

Globalfoundries

Analog Circuit Design Engineer

Jul 2017 – Jan 2021 · 3 yrs 6 mos · Bangalore, India

Education

Vellore Institute of Technology

Master of Technology - MTech — VLSI Design

Jan 2015 – Jan 2017

St. Vincent Pallotti College of Engineering & Technology

Bachelor of Engineering - BE

Somalwar Academy Education Society

Stackforce found 100+ more professionals with Cadence Virtuoso & Cadence Spectre

Explore similar profiles based on matching skills and experience

Rohit Thakur

Software Validation Engineer 2

at Cadence Design Systems

Faridabad, India8 yrs 3 mos exp

Linux OSPSSSystem VerilogVerilog

Himanshu Chopra

Senior Manager

at Marvell Technology

Bengaluru, India17 yrs 5 mos exp

Abhishek Agarwal

Senior RF/MS IC Design Engineer

at MaxLinear

San Diego, United States6 yrs 6 mos exp

Analog IC DesignRF Design

Suvrat Tedia

Product Development Engineer

at Sandisk

San Jose, United States9 yrs 6 mos exp

Data AnalysisEmbedded SystemsFPGA DevelopmentReliability EngineeringStatistical Analysis

Jonathan Prodduku

Member of Technical Staff

at AMD

Hyderabad, India10 yrs 8 mos exp

Kiruthiga K

Sr.Silicon Design Engineer

at AMD

Bengaluru, India6 yrs 7 mos exp

SOC Clock PlanningPhysical Design

Nikunj Patel

Staff Engineer

at Arm

Noida, India8 yrs 10 mos exp

VerilogField-Programmable Gate Arrays (FPGA)

Suraj Mahato

Assistant Manager - Tech & Product Recruitment

at Teleport

India9 yrs 4 mos exp