Neetha N Swamy

Software Engineer

Bengaluru, Karnataka, India8 yrs 7 mos experience

Highly Stable

Key Highlights

8 years of experience in the semiconductor industry.
Expertise in DFT methodologies and post-silicon debug.
Strong academic background with a Master's in VLSI Design.

Stackforce AI infers this person is a semiconductor engineering expert with a focus on DFT and validation.

Contact

Skills

Other Skills

Gate Level SimulationSilicon ValidationPowerPointMicrosoft OfficeLeadershipMicrosoft WordCC++VerilogTCLAutomatic Test Pattern Generation (ATPG)Scan InsertionSynopsys tools

About

DFT Engineer with a demonstrated history of working for 8 years in the semiconductors industry. Working on scan insertion, ATPG, coverage hole analysis, GLS and debug, Post Silicon debug. Strong engineering professional with a Master’s Degree focused in VLSI Design from PES University.

Experience

8 yrs 7 mos

Total Experience

7 yrs 7 mos

Average Tenure

1 yr

Current Experience

Amd

Member of Technical Staff

May 2025 – Present · 1 yr · Bengaluru, Karnataka, India · Hybrid

Mediatek

3 roles

Staff Engineer

Promoted

Jul 2022 – Apr 2025 · 2 yrs 9 mos

Senior DFT Engineer

Promoted

Jul 2018 – Jun 2022 · 3 yrs 11 mos

DFT Engineer

Jul 2017 – Jun 2018 · 11 mos

Education

PES University

Master’s Degree — VLSI Design

Jan 2015 – Jan 2017

Global Academy Of Technology

Engineer's Degree — Electronics And Communication

Jan 2011 – Jan 2015

MES College of Arts, Commerce & Science

PCMB

Jan 2009 – Jan 2011

Cordial High School

Jan 1997 – Jan 2009

Stackforce found 100+ more professionals with Gate Level Simulation & Silicon Validation

Explore similar profiles based on matching skills and experience

Govindan R

Pre-Silicon Emulation-IO (Client)

at AMD

Bengaluru, India4 yrs 10 mos exp

Verification EngineeringEmbedded SystemsFunctional ValidationPCIe Protocol

Karishma Singh

Sr principle product engineer

at Cadence

Noida, India13 yrs 5 mos exp

SystemVerilogUniversal Verification Methodology (UVM)

Himanshu Singh

DFT Engineer

at AMD

India13 yrs exp

DFTSilicon debug

Jyothi M

Senior Design Engineer

at AMD

Bengaluru, India11 yrs 10 mos exp

DFTAutomatic Test Pattern Generation (ATPG)

Sujay Jain

Senior DFT Engineer

at MediaTek

Bengaluru, India3 yrs 8 mos exp

DFTApplication-Specific Integrated Circuits (ASIC)

Abhishar Shukla

Senior Engineer

at Qualcomm

Noida, India4 yrs 4 mos exp

Automatic Test Pattern Generation (ATPG)DFT

Rahul GUPTA

Senior Lead Engineer

at Qualcomm

Bengaluru, India7 yrs 8 mos exp

Very-Large-Scale Integration (VLSI)Design EngineeringDigital Designs

Sudhakar Vasantham

Member of Technical Staff

at AMD

Bengaluru, India8 yrs 8 mos exp

SemiconductorsDFT