Himanshu Singh

Software Engineer

India12 yrs 11 mos experience

Most Likely To SwitchHighly Stable

Key Highlights

Experienced DFT Engineer with a strong focus on silicon debug.
Proficient in ATPG and low-power design methodologies.
Hands-on experience with Perl automation in DFT processes.

Stackforce AI infers this person is a DFT Engineer specializing in semiconductor design and verification.

Contact

Skills

Core Skills

DftSilicon Debug

Other Skills

PerlGate Level SimulationPerl AutomationLow-power DesignATPG

Experience

12 yrs 11 mos

Total Experience

3 yrs 2 mos

Average Tenure

4 yrs 2 mos

Current Experience

Amd

DFT Engineer

Feb 2022 – Present · 4 yrs 2 mos

DFTSilicon debugPerlGate Level SimulationPerl AutomationLow-power Design

Qualcomm

DFT Engineer

Mar 2019 – Feb 2022 · 2 yrs 11 mos · India

DFT

St microelectronics

Dft design engineer

Apr 2016 – Mar 2019 · 2 yrs 11 mos

DFT

Freescale semiconductor

2 roles

Design Engineer

Jul 2013 – Jan 2016 · 2 yrs 6 mos

Working on ATPG and Scan Insertion with DFT team

ATPGDFT

Intern

Jan 2013 – Jun 2013 · 5 mos

Worked on LBIST test point insertion with DFT team

DFT

Education

Indian Institute Of Information Technology Allahabad

Bachelor's Degree — Electronics and Communications Engineering

Jan 2009 – Jan 2013

Stackforce found 100+ more professionals with Dft & Silicon Debug

Explore similar profiles based on matching skills and experience

Neethi Shetty

DFT Engineer

at MediaTek

Bangalore Urban, India6 yrs 4 mos exp

Automatic Test Pattern Generation (ATPG)Simulation

Sanmati Jain

DFT Engineer

at Tsavorite Scalable Intelligence

Maharashtra, India13 yrs exp

ATPGDFTIJTAG

Naveen Srivastava

Principal Architect

at Samsung Electronics

Bengaluru, India17 yrs 8 mos exp

ASIC ArchitectureImaging HW DesignSoC Power AnalysisMicroarchitectureRTL Design

Pratima Kumari

DFT Consultant

at Intel Corporation

Bengaluru, India13 yrs 8 mos exp

DFTVLSI

Ishan Jain

Senior Silicon Design Engineer

at AMD

Jabalpur, India6 yrs 7 mos exp

Post-Silicon ValidationLow-Power ValidationPre-Silicon ValidationSystem-Level Validation

Anupam Das

Senior ASIC Engineer - DFT/IST at NVIDIA

at NVIDIA

Bengaluru, India8 yrs 7 mos exp

DFTASIC DesignTest AutomationFunctional VerificationVLSI

Harinath Reddy

Senior DFT Engineer

at MediaTek

Bengaluru, India3 yrs 9 mos exp

DFTASIC

Vikrant Kapila

Principal Engineer (Director) | Chief Architect Agilex 5

at Altera

San Jose, United States14 yrs 3 mos exp

AIDSEFPGAHW-SW co-designHardware Architecture