Manohar Reddy M

Product Engineer

Hyderabad, Telangana, India14 yrs 3 mos experience
Highly Stable

Key Highlights

  • Expertise in VLSI Physical Design and ASIC development.
  • Proven track record in timing closure and low-power design.
  • Strong background in CAD methodologies and physical design tools.
Stackforce AI infers this person is a VLSI and ASIC design expert with a focus on physical design methodologies.

Contact

LinkedIn

Skills

Other Skills

CAD & MethodologyPlacement and RoutingUsing PT ShellECO FlowFloor PlanningClock Tree SynthesisPerlRoutingC ShellIC CompilerPrime TimeDRCCVLSIFloor Plans

Experience

14 yrs 3 mos
Total Experience
2 yrs 11 mos
Average Tenure
2 yrs 5 mos
Current Experience

Western digital

Principal Design Enginner

Dec 2023 – Present · 2 yrs 5 mos · Bangalore · Hybrid

Amd

Member Of Technical Staff

Jun 2021 – Dec 2023 · 2 yrs 6 mos · Hyderabad, Telangana, India

Openfive

Staff Engineer I

Nov 2016 – Jun 2021 · 4 yrs 7 mos · Bangalore

Appliedmicro

Design Engineer II

Nov 2015 – Oct 2016 · 11 mos · Bangalore Area, India

  • Physical Design Engineer

Soctronics

Sr Physical Design Engineer

Jan 2012 – Nov 2015 · 3 yrs 10 mos · Hyderabad Area, India

Education

VEDA IIT Institute of Technology

Diploma — VLSI Physical Design

Jan 2012 – Jan 2013

G.Pullaiah College of Engineering & Technology

Bachelor of Technology (B-Tech) — Electronics & Communication Engineering

Jan 2007 – Jan 2011

Narayana Junior College

Intermediate — Maths - Physics - Chemistry

Jan 2005 – Jan 2007

Good Shepherd English Medium High School

Schooling

Jan 2004 – Jan 2005

Stackforce found 23 more professionals with CAD & Methodology & Placement and Routing

Explore similar profiles based on matching skills and experience

DJ

Deepak Joice

Principal Engineer/Manager

at Qualcomm

Bengaluru, India18 yrs 2 mos exp
Physical DesignSystem on a Chip (SoC)
Amareshwar marni

Amareshwar marni

Senior Physical Design Engineer

at Infinecs Systems

Penang, Malaysia5 yrs 10 mos exp
Physical Design
Ashish Yadav

Ashish Yadav

CPU Physical Design Engineer

at Intel Corporation

Jalandhar, India1 yr 11 mos exp
Physical DesignDigital IC Design
Bhagyashree Kinagi

Bhagyashree Kinagi

Sr. Silicon Design Engineer

at AMD

Bangalore, India7 yrs 9 mos exp
Full Chip LayoutPhysical VerificationRDLEM
Anurag Biswal

Anurag Biswal

Research And Development Engineer-1

at Synopsys Inc

Bhubaneswar, India2 yrs 11 mos exp
Fusion CompilerVLSI
Shramika Chandak

Shramika Chandak

Staff Engineer

at Qualcomm

Bengaluru, India12 yrs 11 mos exp
VLSIPhysical Verification
Shaiphali Mahajan

Shaiphali Mahajan

Digital Design Engineer

at Intel Corporation

Bengaluru, India5 yrs 10 mos exp
VLSI physical designDigital Design
Gaurav Kumar Srivastava

Gaurav Kumar Srivastava

SW Architect

at Cadence

United States20 yrs 7 mos exp
FPGA DesignPrototypingEmulation