Monis Haider

Software Engineer

Noida, Uttar Pradesh, India8 yrs 9 mos experience
Highly Stable

Key Highlights

  • Expert in VLSI design and ASIC engineering.
  • Proficient in synthesis and static timing analysis.
  • Strong leadership in technical project management.
Stackforce AI infers this person is a VLSI and ASIC engineering expert with a focus on low power optimization.

Contact

LinkedIn

Skills

Core Skills

SynthesisStatic Timing AnalysisConstraints DevelopmentPhysical SynthesisAnalog Circuit Design

Other Skills

Fusion CompilerLECUPFTechnical Project LeadershipPPA OptimizationUnified Power Format (UPF)Time ConstraintsProblem SolvingTCL scriptingMulti-Voltage/Power Aware Gate level Synthesis for low power optimizationCadence VirtuosoSystem on a Chip (SoC)RTL DesignMixed-Signal IC DesignDigital IC Design

About

Very Large Scale Integration (VLSI)

Experience

8 yrs 9 mos
Total Experience
3 yrs 3 mos
Average Tenure
2 yrs 2 mos
Current Experience

Nvidia

Senior ASIC Engineer

Mar 2024 – Present · 2 yrs 2 mos · Bengaluru, Karnataka, India · Hybrid

Fusion CompilerLECUPFTechnical Project LeadershipConstraints DevelopmentPPA Optimization+19

Qualcomm

3 roles

Senior Lead Engineer

Nov 2022 – Mar 2024 · 1 yr 4 mos

Constraints DevelopmentSynopsys Design Compiler

Senior Design Engineer

Promoted

Dec 2020 – Nov 2022 · 1 yr 11 mos

Constraints DevelopmentSynopsys Design Compiler

Engineer

Jul 2018 – Nov 2020 · 2 yrs 4 mos

Synopsys Design CompilerPhysical Synthesis

St microelectronics

Intern

May 2017 – May 2018 · 1 yr · Noida Area, India

  • Designing analog and mixed signal ICs for automotive products
Cadence VirtuosoAnalog Circuit Design

Education

Indraprastha Institute of Information Technology, Delhi

Master of Technology - MTech — VLSI

Jan 2016 – Jan 2018

Stackforce found 100+ more professionals with Synthesis & Static Timing Analysis

Explore similar profiles based on matching skills and experience

Vidhu Joshi

Vidhu Joshi

Senior Member of Technical Staff

at AMD

Bengaluru, India12 yrs 6 mos exp
Formal VerificationImplementation MethodologyPower AnalysisPower managementRTL power analysis
MR

Monica R

Staff Associate

at Samsung Semiconductor

Bengaluru, India6 yrs 6 mos exp
Physical DesignLow-power Design
Anubhuti Navin

Anubhuti Navin

Associate Staff Engineer

at Samsung Semiconductor India

Bengaluru, India9 yrs exp
Very-Large-Scale Integration (VLSI)Low-power Design
Nikhil GV

Nikhil GV

Implementation Engineer

at Meta

Bengaluru, India8 yrs 8 mos exp
Sumanth Babu Lavanuru

Sumanth Babu Lavanuru

Physical Design Engineer

at Intel Corporation

Bengaluru, India7 yrs 10 mos exp
Physical DesignTiming Closure
Sunil Kumar Viyyapu

Sunil Kumar Viyyapu

Staff Engineer

at MediaTek

Bengaluru, India4 yrs 9 mos exp
Hema Lakshmi Singana

Hema Lakshmi Singana

Synthesis Engineer

at MediaTek

Bengaluru, India5 yrs 5 mos exp
Physical DesignSynthesis
Mallina Rajesh

Mallina Rajesh

Senior Design Engineer

at AMD

Bengaluru, India18 yrs 8 mos exp
VLSIPhysical DesignTiming Closure