Nida Farheen

Software Engineer

Bengaluru, Karnataka, India7 yrs 6 mos experience

Highly Stable

Key Highlights

Senior ASIC Engineer with expertise in DFT and VLSI.
Proficient in ATPG and Pmbist methodologies.
Strong academic background with a CGPA of 9.07.

Stackforce AI infers this person is a VLSI and ASIC engineering expert with a focus on digital electronics.

Contact

Skills

Core Skills

DftVlsi

Other Skills

Digital ElectronicsVery-Large-Scale Integration (VLSI)VerilogAtpg Pattern SimulationsPmbistAutomatic Test Pattern Generation (ATPG)CMicrosoft OfficeC (Programming Language)RTL DesignPhysical DesignCadence Virtuosoanalog electronicsprocessor architecture

Experience

7 yrs 6 mos

Total Experience

2 yrs 7 mos

Average Tenure

2 yrs 3 mos

Current Experience

Nvidia

Senior ASIC Engineer - DFT

Feb 2024 – Present · 2 yrs 3 mos · Bengaluru, Karnataka, India

DFTDigital ElectronicsVery-Large-Scale Integration (VLSI)VerilogVLSI

Microchip technology inc.

3 roles

Senior Engineer I - DFT

Promoted

Jun 2023 – Feb 2024 · 8 mos

Atpg Pattern SimulationsPmbistDFT

Engineer II - DFT

Jul 2020 – May 2023 · 2 yrs 10 mos

Atpg Pattern SimulationsPmbistDFT

VLSI Intern - DFT

Jul 2019 – Jun 2020 · 11 mos

Atpg Pattern SimulationsPmbistDFT

Manipal institute of technology

Graduate Teaching Assistant

Jul 2018 – May 2019 · 10 mos · Manipal, India

Education

Manipal Institute of Technology

MTech - Master of Technology — Digital Electronics and Communication

Jan 2018 – May 2020

Maharaja Institute of Technology

Bachelor of Engineering - BE

Jul 2013 – Jul 2017

Maharaja Institute of Technology

Bachelor of Engineering - BE — Electronics and communication

Jul 2013 – May 2017

Stackforce found 100+ more professionals with Dft & Vlsi

Explore similar profiles based on matching skills and experience

pavan kumar jangam

Sr Design Engineer

at AMD

Chennai, India6 yrs 6 mos exp

EngineeringDesign

Deepak Garg

Department Head: Physical Design & Signoff

at L&T Semiconductor Technologies

Bengaluru, India24 yrs 4 mos exp

ASIC Design & ImplementationSOC SignOff TASOC integration

MURALI KILARI

Design Engineering Manager

at AMD

India18 yrs 1 mo exp

Functional VerificationSystemVerilog

Bhuvan Narasimhan

Senior Physical Design Engineer

at NVIDIA

Bengaluru, India8 yrs 9 mos exp

STAPhysical Design

Chandrashekaraiah V

Senior SoC Design Engineer

at Intel Corporation

Bengaluru, India16 yrs 9 mos exp

Physical DesignTiming Closure

Neethi Shetty

DFT Engineer

at MediaTek

Bangalore Urban, India6 yrs 5 mos exp

Automatic Test Pattern Generation (ATPG)Simulation

Gopu Kannappan

Principal Engineer

at Infineon Technologies

Bengaluru, India20 yrs 5 mos exp

Test EngineeringSemiconductors

Raghavendra M

DFT Engineer

at Sivaltech

Bengaluru, India13 yrs 10 mos exp