Krishna Chaitanya Moravaneni

Software Engineer

Hyderabad, Telangana, India10 yrs 5 mos experience
Highly Stable

Key Highlights

  • Senior Silicon Design Engineer at AMD
  • Expertise in VLSI System Design
  • Strong background in digital design and logic design
Stackforce AI infers this person is a VLSI Design Engineer with expertise in semiconductor technology.

Contact

LinkedIn

Skills

Other Skills

CDigital DesignsMicrosoft SQL ServerLogic DesignMicrosoft OfficeOOPPerlVerilogXilinx ISETeam ManagementMicrosoft WordC++

Experience

10 yrs 5 mos
Total Experience
10 yrs 5 mos
Average Tenure
10 yrs 5 mos
Current Experience

Amd

4 roles

Senior Silicon Design Engineer

Promoted

Dec 2020 – Present · 5 yrs 5 mos

DESIGN ENGINEER 2

Jul 2017 – Dec 2020 · 3 yrs 5 mos

Design Engineer

Aug 2016 – Jun 2017 · 10 mos

Co-op Engineer

Nov 2015 – Aug 2016 · 9 mos

Education

VNR VJIET

Master of Technology (M.Tech.) — VLSI System Design

Jan 2014 – Jan 2016

Jawaharlal Nehru Technological University

Bachelor of Technology (BTech)

Jan 2008 – Jan 2012

Sree Vidya Junior College

Mathematics and Physics and Chemistry

Jan 2006 – Jan 2008

Z.P.S.School

State Board syllabus

Jan 2003 – Jan 2006

Stackforce found 100+ more professionals with C & Digital Designs

Explore similar profiles based on matching skills and experience

Manish Chandra

Manish Chandra

Intern

at NVIDIA

India5 mos exp
VerilogUniversal Verification Methodology (UVM)
Raffiq S.

Raffiq S.

Staff Engineer

at Samsung Semiconductor

Bengaluru, India6 yrs 10 mos exp
Universal Verification Methodology (UVM)SystemVerilog
Venkataramanan N

Venkataramanan N

Senior Member of Technical Staff

at AMD

15 yrs 9 mos exp
RTL designASIC designFPGA designDigital Signal Processing
Arwinder Singh

Arwinder Singh

Software Engineer

at Graviton Research Capital LLP

Nawanshahr, India15 yrs 9 mos exp
Digital IC DesignSignal Processing
Aditya Patil

Aditya Patil

CPU Physical Design Engineer

at Intel Corporation

Bengaluru, India1 yr 11 mos exp
STA EngineeringPhysical DesignDesign and Verification
Nandini Todsam

Nandini Todsam

SW QA Engr 1

at Nokia

Mumbai, India2 yrs 8 mos exp
SG

Shivangi Goel

Senior Lead Engineer

at Qualcomm

Bangalore Urban, India6 yrs 8 mos exp
ASIC verificationUniversal Verification Methodology (UVM)
Santhosh Sheelam

Santhosh Sheelam

Lead Design Engineer

at Cadence Design Systems (India) Pvt. Ltd.

Hyderabad, India8 yrs 11 mos exp
Functional VerificationRTL Verification