Avni Agarwal

Software Engineer

Bengaluru, Karnataka, India12 yrs 3 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Expert in silicon performance modeling and optimization.
  • Led cross-functional teams at NVIDIA for GPU and SoC projects.
  • Proven track record in risk mitigation and validation milestones.
Stackforce AI infers this person is a Semiconductor and Hardware Engineering expert with a focus on product design and validation.

Contact

LinkedIn

Skills

Core Skills

C++AsicFormal Verification

Other Skills

VerilogMatlabPerl ScriptPSpicePerlTCLAltera QuartusNGSpiceEagleSystem VerilogSystem Verilog AssertionJasperGold FPVMicrosoft ExcelSVAFPV

About

Experienced hardware engineer in leading Product Design challenges, Silicon performance modelling and optimization, Guard banding, Binning, Yield/DPPM, Waste reduction, Reliability, Competitive Perf Analysis, Pre-Si to Si correlation, SLT, Data Analysis and improvements. Experienced and skilled as Chip Lead for both GPU and SoC projects, driving cross-functional efforts, building and tracking Pre-Si to Si Validation Milestones and Customer deliverables, Risk Mitigation planning, mentoring and guiding team members to solve complex problems at NVIDIA.

Experience

12 yrs 3 mos
Total Experience
4 yrs 1 mo
Average Tenure
10 yrs 9 mos
Current Experience

Nvidia

2 roles

Senior System Engineer

Promoted

Oct 2018 – Present · 7 yrs 7 mos

C++ASICVerilogMatlabPerl ScriptPSpice+10

System Engineer

Jul 2015 – Sep 2018 · 3 yrs 2 mos

Intel india technology pvt ltd

Intern

Oct 2014 – Jun 2015 · 8 mos · Bengaluru Area, India

  • Working with the MNoC team of Intel India, to develop Intel Proprietary Protocol compliance Formal Verification Suite which is developed using SVA and FPV.

Ncc telecom pvt. ltd. - lighting automation---world of digital dreams...! go green..!

Project Intern

Jun 2013 – Jul 2013 · 1 mo · Mumbai Area, India

  • Part of a team to develop touch screen mobile based home automation.

Aps power systems pvt ltd

Project Intern

Jul 2012 – May 2013 · 10 mos · Mumbai Area, India

  • Developed robust PLC Based Automobile Automation System to perform functions like: Automatic Wiper System, Automatic Proximity Sensor, Automatic Dipper Control and Automatic Defogger

Education

Vellore Institute of Technology

Master's Degree — M.tech VLSI

Jan 2013 – Jan 2015

Thakur College Of Engineering and Technology

Engineer's Degree — B.E. Electronics

Jan 2009 – Jan 2013

Thakur College of Science and Commerce

High School — Science

Jan 2007 – Jan 2009

Stackforce found 100+ more professionals with C++ & Asic

Explore similar profiles based on matching skills and experience

NB

NISHANT BHARTI

Senior Engineering Manager

at NVIDIA

Gurgaon, India11 yrs 9 mos exp
Formal Verification
JG

jeevan gr

Staff Engineer

at Qualcomm

Bengaluru, India19 yrs 5 mos exp
ASICFunctional Verification
Janak Patel

Janak Patel

Design Verification Engineer

at Amazon Web Services (AWS)

Milpitas, United States15 yrs 6 mos exp
Functional VerificationSoC
Rupinjeet Singh

Rupinjeet Singh

Senior Design Verification Engineer

at Google

Bengaluru, India13 yrs 9 mos exp
Functional VerificationC++
Rajashekar Reddy Theegala

Rajashekar Reddy Theegala

ASIC Physical Design Engineer

at AMD

Hyderabad, India14 yrs 3 mos exp
Physical VerificationSTAVery-Large-Scale Integration (VLSI)Timing ClosurePlace & Route
Deepak Garg

Deepak Garg

Director of Engineering

at Siemens EDA (Siemens Digital Industries Software)

Noida, India20 yrs 1 mo exp
RAJESH JENA

RAJESH JENA

Functional Validation Engineer

at Intel Corporation

Bengaluru, India6 yrs 4 mos exp
Functional VerificationASIC Design
Anil Rana

Anil Rana

Principal Engineer

at Infineon Technologies

Bengaluru, India21 yrs exp
Functional VerificationSoCLow Power Verification