Sayyedhussain Siddiqui

Software Engineer

Karnataka, India3 yrs 7 mos experience
Highly Stable

Key Highlights

  • Expertise in Physical Design and Timing Closure.
  • Hands-on experience with Cadence and Innovus tools.
  • Solid foundation in VLSI Design and Embedded Systems.
Stackforce AI infers this person is a Physical Design Engineer with expertise in VLSI and Digital IC Design.

Contact

LinkedIn

Skills

Core Skills

Physical Design

Other Skills

Timing ClosureLaptopsTimingPrimetimeTCLPlace & RoutePhysical VerificationLayout Versus Schematic (LVS)Design Rule Checking (DRC)InnovusCadence SoftwareStatic Timing AnalysisLogic SynthesisSystemVerilogUniversal Verification Methodology (UVM)

About

1. Physical Design 2. STA 3. Synthesis

Experience

3 yrs 7 mos
Total Experience
3 yrs 7 mos
Average Tenure
3 yrs 7 mos
Current Experience

Mediatek

Physical Design Engineer

Oct 2022 – Present · 3 yrs 7 mos · Banglore · On-site

Timing ClosurePhysical Design

Samsung r&d institute india

Intern

Dec 2021 – Jul 2022 · 7 mos · Bengaluru, Karnataka, India · On-site

Education

RV College Of Engineering

Master of Technology - MTech — VLSI Design & Embedded Systems

Jan 2020 – Jan 2022

KLS Gogte Institute of Technology

Bachelor of Engineering (BE) — Electrical & Electronics Engineering

Jan 2013 – Jan 2017

Stackforce found 100+ more professionals with Physical Design

Explore similar profiles based on matching skills and experience

Pranusha K.

Pranusha K.

Senior Physical Design Engineer

at SierraEdge AI

Bengaluru, India5 yrs 7 mos exp
Durga Dileep Madduri

Durga Dileep Madduri

Senior Engineer

at MediaTek

Bengaluru, India2 yrs 11 mos exp
Static Timing AnalysisSynthesis
Venkat Malluri

Venkat Malluri

Senior Manager - IC design

at Broadcom Inc.

Hyderabad, India25 yrs 6 mos exp
SG

Sairam G

Sr.Silicon Design Engineer

at AMD

Andhra Pradesh, India9 yrs 4 mos exp
Indushekhar Benjwal

Indushekhar Benjwal

Director of Engineering

at Intel Corporation

Bengaluru, India27 yrs 3 mos exp
ManagementPDK DevelopmentPhysical ImplementationDesign PortingBackend Design Methodologies
Pratik Dave

Pratik Dave

Staff Engineer

at MediaTek

Bengaluru, India4 yrs 3 mos exp
Static Timing AnalysisLogic Synthesis
MD

Mario Da Costa

Engineering Manager

at Intel Corporation

Bengaluru, India25 yrs 11 mos exp
Rahul Kumar Singh

Rahul Kumar Singh

Staff Engineer

at MediaTek

Bengaluru, India10 yrs 10 mos exp