DEEPAK KUMAR

Associate Consultant

Noida, Uttar Pradesh, India7 yrs 10 mos experience
Most Likely To Switch

Key Highlights

  • Expertise in PCIe Gen5 and Gen7 protocols.
  • Strong background in RTL design and implementation.
  • Proficient in multiple programming languages and design tools.
Stackforce AI infers this person is a highly skilled engineer in semiconductor design and development.

Contact

LinkedIn

Skills

Other Skills

RTL DesignApplication-Specific Integrated Circuits (ASIC)Field-Programmable Gate Arrays (FPGA)VHDLVerilogPythonCQuesta SimXilinx VivadoQuartusMatlabJavaC (Programming Language)Digital Circuit DesignComputer Architecture

About

Experience in RTL design and implementation, PCIe GEN5 protocol (physical layer), RDMA programming ..

Experience

7 yrs 10 mos
Total Experience
1 yr 11 mos
Average Tenure
2 yrs 10 mos
Current Experience

Siemens eda (siemens digital industries software)

2 roles

Member of Consulting Staff

Jan 2026 – Present · 4 mos · Noida, Uttar Pradesh, India · On-site

Lead Member Technical staff

Jul 2023 – Jan 2026 · 2 yrs 6 mos · Noida, Uttar Pradesh, India · On-site

Amd

Silicon Design Engineer 2

Feb 2022 – Jul 2023 · 1 yr 5 mos · Hyderabad, Telangana, India

Xilinx

Design Engineer 2

Jan 2021 – Feb 2022 · 1 yr 1 mo · Hyderabad, Telangana, India

Logic-fruit technologies

RTL Design Engineer

Jun 2018 – Dec 2020 · 2 yrs 6 mos · Gurugaon

Education

Motilal Nehru National Institute Of Technology

Electronics and communication Engineering — analog and digital circuit design

Jan 2014 – Jan 2018

Stackforce found 100+ more professionals with RTL Design & Application-Specific Integrated Circuits (ASIC)

Explore similar profiles based on matching skills and experience

Tanay Kumar Kesarwani

Tanay Kumar Kesarwani

Sr. System Design Engineer

at AMD

Delhi, India6 yrs 3 mos exp
FPGADigital DesignPython
Saurabh Arora

Saurabh Arora

Senior Staff Engineer

at Qualcomm

Delhi, India13 yrs 1 mo exp
Ch Vijendra kumar

Ch Vijendra kumar

Staff Engineer

at MediaTek

Bengaluru, India7 yrs 3 mos exp
Digital IC DesignPhysical Design
Nitty Thomas

Nitty Thomas

Staff Engineer

at MediaTek

Bengaluru, India8 yrs 9 mos exp
ST

Siva Prasad Tanikonda

Sr Silicon Design Engineer

at AMD

Andhra Pradesh, India7 yrs 3 mos exp
system verilogUVM
AM

Ajesh M P

Automation Engineer

at TESSMOTECH PRIVATE LIMITED

Ernakulam, India10 yrs exp
VG

Vijaya Kirti Gupta

Director

at Samsung Semiconductor

Bengaluru, India20 yrs 2 mos exp
Functional Verification
Kishan Patel

Kishan Patel

Design Verification Engineer

at NVIDIA

Anand, India6 yrs 4 mos exp