P

Pramod Reddy

Design Manager

Bengaluru, Karnataka, India16 yrs 2 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Expert in ASIC design with extensive experience.
  • Proven track record in hardware design and timing closure.
  • Strong leadership skills in managing design solutions.
Stackforce AI infers this person is a Semiconductor Design Engineer with expertise in ASIC and hardware design.

Contact

LinkedIn

Skills

Core Skills

Design ManagementTiming ClosureHardware DesignPhysical Design

Other Skills

PresentationsTechnical DiscussionsCAD ToolsPath PlanningDesign FlowTransistorsUnified Power Format (UPF)Layout DesignStandard CellEquivalence CheckingWritten CommunicationProblem SolvingKnowledge AcquisitionComputer ScienceCMOS

About

Knowledge and experience in ASIC design. Dedicated and hard working on the promises made and structured attitude to be a reliable employ who does not break on any pressure prone conditions.

Experience

16 yrs 2 mos
Total Experience
4 yrs
Average Tenure
9 yrs 7 mos
Current Experience

Synopsys inc

2 roles

Manager - Design Solution

Oct 2020 – Present · 5 yrs 8 mos

Timing ClosurePresentationsDesign Management

Senior Design Application Consultant

Nov 2016 – Oct 2020 · 3 yrs 11 mos

Timing ClosurePresentationsDesign Management

Qualcomm

Senior Consulting Engineer

May 2016 – Nov 2016 · 6 mos · San Diego

  • Processor Core and IP Implementation (CSI) Team
Timing ClosureHardware Design

Open-silicon

Senior Design Engineer

Jun 2011 – Apr 2016 · 4 yrs 10 mos · Bangalore

  • Working in the ARM Hardening team using cadence tools (RTL to GDS) for various ARM processors.
Timing ClosureHardware Design

Iivdt

physical design engineer

Mar 2010 – Jun 2011 · 1 yr 3 mos · bangalore

Timing ClosurePresentationsPhysical Design

Education

New Horizon College of Engineering, BANGALORE

BE (E&C)

Jan 2005 – Jan 2009

National college Ba (NCJ)

Jan 2003 – Jan 2005

Air Force School Bangalore

Jan 1992 – Jan 2003

Stackforce found 100+ more professionals with Design Management & Timing Closure

Explore similar profiles based on matching skills and experience

Madhu Rao

Madhu Rao

Engineer

at Google

Bengaluru, India27 yrs 2 mos exp
SemiconductorsPhysical Design
TB

Thennavan Balu

Senior Staff Engineer

at Infineon Technologies

Chennai, India0 mo exp
RB

Ram Babu

ASIC Physical Design Engineer

at MediaTek

Hyderabad, India5 yrs 1 mo exp
Physical DesignLow-power DesignDigital ASIC Design
Sayyedhussain Siddiqui

Sayyedhussain Siddiqui

Physical Design Engineer

at MediaTek

Karnataka, India3 yrs 8 mos exp
Physical Design
RAKESHSARMA KASUKURTHI

RAKESHSARMA KASUKURTHI

Engineer

at Cadence

Bengaluru, India16 yrs 2 mos exp
P&R/Timing ClosurePhysical Design
Pratik Dave

Pratik Dave

Staff Engineer

at MediaTek

Bengaluru, India4 yrs 3 mos exp
Static Timing AnalysisLogic Synthesis
MD

Mario Da Costa

Engineering Manager

at Intel Corporation

Bengaluru, India25 yrs 11 mos exp
Bhargavi Kasturi

Bhargavi Kasturi

Sr Silicon Design Engineer

at AMD

Bengaluru, India4 yrs 9 mos exp
Place & RouteFloorplanningStatic Timing Analysis