P

Prashant Aggarwal

CEO

Noida, Uttar Pradesh, India17 yrs 11 mos experience

Key Highlights

  • Over 10 years of experience in VLSI design.
  • Expertise in formal verification and synthesis.
  • Proven leadership in engineering management roles.
Stackforce AI infers this person is a VLSI design expert with strong management capabilities in semiconductor engineering.

Contact

LinkedIn

Skills

Core Skills

Formal VerificationSynthesis

Other Skills

STACTSRoutingStatic Timing AnalysisLogic SynthesisVLSIDFTPrimetimeASICSystemVerilogFunctional VerificationLow-power DesignSoCRTL designEDA

Experience

17 yrs 11 mos
Total Experience
--
Average Tenure
--
Current Experience

Qualcomm

5 roles

Principal Engineer Manager

Promoted

Nov 2024 – Present · 1 yr 7 mos

Senior Staff Manager

Promoted

Nov 2020 – Nov 2024 · 4 yrs

Staff Engineer

Nov 2017 – Nov 2020 · 3 yrs

Senior Lead Engineer

Promoted

Nov 2015 – Nov 2017 · 2 yrs

Senior Engineer

Apr 2014 – Nov 2015 · 1 yr 7 mos

Amd

Senior Design Engineer

Apr 2012 – Apr 2014 · 2 yrs · Bangalore

Freescale semiconductor

Senior Design Engineer

Jul 2008 – Apr 2012 · 3 yrs 9 mos · Noida Area, India

  • Synthesis, Formal Verification, STA , CTS & Routing experience.
SynthesisFormal VerificationSTACTSRouting

Education

Netaji Subhas Institute of Technology

BE — Electronics & Communication

Jan 2004 – Jan 2008

Stackforce found 100+ more professionals with Formal Verification & Synthesis

Explore similar profiles based on matching skills and experience

Bharathwaj Muralidharan

Bharathwaj Muralidharan

Senior Staff Verification Engineer

at Upscale ai

Bengaluru, India11 yrs 7 mos exp
Verification EngineeringRTL Design
PS

Poornima Shanbhogue

Senior Engineer

at Samsung Semiconductor

San Jose, United States8 yrs 11 mos exp
Static Timing AnalysisPhysical DesignTiming Analysis
Alka Judge

Alka Judge

Lead Member of Technical Staff

at Siemens EDA (Siemens Digital Industries Software)

Noida, India6 yrs 2 mos exp
Power AnalysisLogic SynthesisStatic Timing Analysis
Mangesh Potbhare

Mangesh Potbhare

Senior Physical Design Engineer

at Qualcomm

Bengaluru, India9 yrs 3 mos exp
ASICPhysical Design
Anoop Kumar

Anoop Kumar

Sr. Principal Verification Engineer at Ampere Computing

at Ampere

Bengaluru, India15 yrs 11 mos exp
Akshay Tiwari

Akshay Tiwari

CPU Physical Design Engineer

at Intel Corporation

Bengaluru, India14 yrs 8 mos exp
Physical DesignStatic Timing Analysis
Harsha Ranjan Kumar

Harsha Ranjan Kumar

Senior Staff Engineer

at SiFive

Gaya, India10 yrs 9 mos exp
Static Timing Analysis
PB

Prafull Bhalerao

Low Power Design Verification Lead

at Google

Bengaluru, India21 yrs 3 mos exp
low power design verificationEngineering