AMRUTHA PALLEM

Software Engineer

Bengaluru, Karnataka, India6 yrs 4 mos experience

Key Highlights

  • Expert in SOC and IP verification for major semiconductor clients.
  • Proficient in advanced verification methodologies and tools.
  • Strong background in DDR4 memory and interconnect verification.
Stackforce AI infers this person is a Semiconductor Verification Engineer with expertise in SOC and IP verification.

Contact

LinkedIn

Skills

Core Skills

Soc VerificationIp VerificationDdr4 Memory VerificationInterconnect Verification

Other Skills

AXI4 streamVerdiVCSDDR4AXI4Universal Verification Methodology (UVM)SystemVerilogFunctional Verification

Experience

6 yrs 4 mos
Total Experience
3 yrs 6 mos
Average Tenure
1 mo
Current Experience

Mirafra technologies

Member of Technical Staff

May 2026 – Present · 1 mo · Bengaluru, Karnataka, India · On-site

AXI4 streamInterconnect verificationDDR4 memory verificationVerdiVCSSOC verification+6

Amd

Design Verification Engineer

Jul 2023 – Feb 2026 · 2 yrs 7 mos · Bengaluru, Karnataka, India · On-site

  • Worked for SOC Verification in Power Management, CPL teams.

Intel

Design Verification Engineer

May 2021 – Jan 2023 · 1 yr 8 mos · Bengaluru, Karnataka, India · Hybrid

IP VerificationAXI4

Raiton semiconductor pvt ltd

3 roles

Senior Design Verification Engineer

Promoted

Nov 2020 – Apr 2026 · 5 yrs 5 mos · On-site

  • AMD client: 2.6 yrs experience in SOC verification
  • Worked in IP and SOC level verification with clients INTEL and AMD.
IP VerificationSOC verification

Verification Engineer

Nov 2020 – Apr 2021 · 5 mos · On-site

DDR4 memory verificationSystemVerilog

DV Intern

Dec 2019 – Oct 2020 · 10 mos · On-site

AXI4Interconnect verification

Education

University College of Engineering, Kakinada (AUTONOMOUS)

M Tech — Comuters & Communications Engineering

Jan 2017 – Jan 2019

Devineni Venkata Ramana & Dr. Hima Sekhar MIC College of Technology

Bachelor of Technology - BTech — ECE

Jan 2010 – Jan 2014

Stackforce found 100+ more professionals with Soc Verification & Ip Verification

Explore similar profiles based on matching skills and experience

AM

Anjali Makwana

Senior Layout Design Engineer

at Synopsys Inc

Bengaluru, India3 yrs 11 mos exp
Analog LayoutLayout VerificationASIC Design
JB

Jagadish Bhavanam

Staff Engineer

at Qualcomm

Bengaluru, India11 yrs 4 mos exp
Hardware VerificationTest PlanningDebugging
RG

Raghu Gaurav

Director

at Infineon Technologies

Bengaluru, India28 yrs 2 mos exp
DFTImplementation LeadProduct Engineering
SJ

Sharad Joshi

Principal Engineer

at Infineon Technologies

Bengaluru, India15 yrs 8 mos exp
DD

Durgesh Kumar Dubey

Principal Design Engineer

at NXP Semiconductors

Noida, India12 yrs 6 mos exp
VLSIPhysical Design
GP

Gagandeep Prasher

Senior Verification Engineer

at Google

Bengaluru, India12 yrs 8 mos exp
PCIEUVMARM
SG

Siddhartha Gupta

Senior DV Engineer

at Quest Global

Bengaluru, India1 yr 9 mos exp
SOC/Subsystem/IP VerificationUVMTRNGDebuggingCryptography
Dayananda YS

Dayananda YS

Founder and CEO

at PPPASSCHIP TECHNOLOGIES PRIVATE LIMITED

India18 yrs 2 mos exp
ASICSoC