Samuel Chang

CEO

New Taipei City, New Taipei City, Taiwan19 yrs 1 mo experience

Highly Stable

Key Highlights

Experienced in Digital IC Design and Verification.
Proficient in Universal Verification Methodology (UVM).
Strong background in managing ASIC projects.

Stackforce AI infers this person is a Digital IC Design and Verification expert with managerial experience.

Contact

Skills

Other Skills

Universal Verification Methodology (UVM)Digital IC DesignUFSRTL VerificationemmcFPGA prototypingVerilog邏輯綜合TCL微處理器ARM Cortex-MNVM Express (NVMe)

Experience

19 yrs 1 mo

Total Experience

3 yrs 6 mos

Average Tenure

3 yrs 2 mos

Current Experience

Career break

Gap year

Apr 2023 – Present · 3 yrs 2 mos

Tenafe inc

ASIC Manager

Apr 2019 – Apr 2024 · 5 yrs · Hsinchu County, Taiwan, Taiwan

時鼎

Manager

Jun 2016 – Jul 2017 · 1 yr 1 mo · 竹北

聯發科

Senior Engineer

May 2015 – Jun 2016 · 1 yr 1 mo · 竹北

Silicon motion technology corp.

deputy project manager

Jan 2010 – Apr 2015 · 5 yrs 3 mos

威盛電子股份有限公司

Senior Engineer

Jul 2005 – Nov 2010 · 5 yrs 4 mos · taipei

Stackforce found 100+ more professionals with Universal Verification Methodology (UVM) & Digital IC Design

Explore similar profiles based on matching skills and experience

Vinod Bangalore Ganesh

Master Thesis Student

at Infineon Technologies

Dresden, Germany5 mos exp

Formal VerificationHardware DesignDigital DesignHardware AccelerationDigital Design Methodology

AMRUTHA PALLEM

Member of Technical Staff

at Mirafra Technologies

Bengaluru, India6 yrs 4 mos exp

SOC verificationIP VerificationDDR4 memory verificationInterconnect verification

Jagadish Bhavanam

Staff Engineer

at Qualcomm

Bengaluru, India11 yrs 4 mos exp

Hardware VerificationTest PlanningDebugging

Gagandeep Prasher

Senior Verification Engineer

at Google

Bengaluru, India12 yrs 8 mos exp

PCIEUVMARM

Siddhartha Gupta

Senior DV Engineer

at Quest Global

Bengaluru, India1 yr 9 mos exp

SOC/Subsystem/IP VerificationUVMTRNGDebuggingCryptography

Sagar Dharmale

Senior Lead Engineer

at Qualcomm

Bengaluru, India7 yrs 10 mos exp

Low-power DesignStatic Timing Analysis

Vansh Gautam

DFT Engineer ll

at Cadence Design Systems

Faridabad, India3 yrs 7 mos exp

Digital ElectronicsFunctional Verification

Bhoomika S Bidari

GPU Design Verification Engineer

at Intel Corporation

Bengaluru, India3 yrs 8 mos exp

Formal VerificationFunctional Verification