Suraj Kamble

Software Engineer

Bengaluru, Karnataka, India7 yrs experience
Highly Stable

Key Highlights

  • Expert in Formal Verification with experience at Microsoft and Intel.
  • Strong foundation in Embedded Systems and Algorithms.
  • Advanced skills in multiple programming languages including C++ and Python.
Stackforce AI infers this person is a Formal Verification Engineer with expertise in Embedded Systems and Software Development.

Contact

LinkedIn

Skills

Core Skills

Formal Verification

Other Skills

C++Embedded SystemsAlgorithmsPython (Programming Language)C (Programming Language)MatlabComputer ArchitectureObjective-CMental HealthPersonal DevelopmentHome OfficesObject-Oriented Programming (OOP)

Experience

7 yrs
Total Experience
5 yrs 6 mos
Average Tenure
1 yr 6 mos
Current Experience

Microsoft

Formal Verification Engineer

Dec 2024 – Present · 1 yr 6 mos · Bengaluru, Karnataka, India

Formal Verification

Intel corporation

Formal Verification Engineer(Data path)

Jun 2019 – Dec 2024 · 5 yrs 6 mos · Bengaluru, Karnataka, India

Formal Verification

Education

Indian Institute of Technology, Kharagpur

MTech in Visual Information Processing and Embedded Systems(VIPES) — Electrical and Electronics Engineering

Jan 2017 – Jan 2019

Government College of Engineering Aurangabad

Bachelor of Engineering - BE — Electronics and Telecommunications Engineering

Jan 2013 – Jan 2017

Stackforce found 100+ more professionals with Formal Verification

Explore similar profiles based on matching skills and experience

RR

Rajendra Ranmale

Design Engineer, Senior Principal

at Broadcom

Bengaluru, India24 yrs 11 mos exp
VLSIMachine LearningSoCIntegrated Circuit DesignRTL design
Sachin S

Sachin S

Sr.Silicon Design Engineer

at AMD

Bengaluru, India4 yrs 11 mos exp
Kirti Kansal

Kirti Kansal

Senior Design and Verification Engineer

at Analog Devices

United Kingdom7 yrs 7 mos exp
Universal Verification Methodology (UVM)SystemVerilogFormal VerificationSystem on a Chip (SoC)
BK

Bindu K N

Senior Staff Engineer

at Infineon Technologies

Bengaluru, India14 yrs 6 mos exp
Functional VerificationVerilog
Raghu Kumar Alamuri

Raghu Kumar Alamuri

ML/TPU Performance Modelling and Analysis

at Google

Bengaluru, India21 yrs 5 mos exp
Performance AnalysisRTL DesignPerformance VerificationSoC DesignCPU Performance Analysis
Vinay Kumar P P

Vinay Kumar P P

Engineering Manager

at Intel Corporation

Bengaluru, India26 yrs exp
Engineering ManagementEngineering Leadership
Vishal Trivedi

Vishal Trivedi

Staff Engineer

at Synopsys Inc

Noida, India9 yrs 3 mos exp
C++ LanguageLogic Synthesis
PD

Prince David

SOC Verification Lead - DFx

at Intel Corporation

Bengaluru, India25 yrs 3 mos exp