Prayash Padhi

Software Engineer

Bengaluru, Karnataka, India14 yrs 10 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Expert in Cadence tools and scripting languages.
  • Proven track record in semiconductor design and automation.
  • Strong educational background in Microelectronics.
Stackforce AI infers this person is a Semiconductor Design Engineer with expertise in automation and layout tools.

Contact

LinkedIn

Skills

Core Skills

Cadence VirtuosoShell ScriptingVirtuosoCustom CompilerTcl

Other Skills

Layout ToolsPerlPcell DevelopmentPycell DevelopmentSkillCircuit LayoutCadence Skill

About

Experienced PDK Engineer with a demonstrated history of working in the semiconductors industry. Skilled in TCL, Circuit Layout, Cadence, Perl, and Shell Scripting. Strong engineering professional with a Master's degree focused in Microelectronics from Birla Institute of Technology and Science, Pilani.

Experience

14 yrs 10 mos
Total Experience
3 yrs 8 mos
Average Tenure
5 yrs 11 mos
Current Experience

Synopsys inc

Senior Application Engineer

Jul 2020 – Present · 5 yrs 11 mos · Bengaluru, Karnataka, India

Layout ToolsCadence VirtuosoShell ScriptingTCLPerl

Intel corporation

Component Design Engineer

Mar 2014 – Jul 2020 · 6 yrs 4 mos · Bangalore

  • Work in Virtuoso/Custom Compiler Tech File Development, Pcell/Pycell Development. Also, work on EAD enablement.
VirtuosoCustom CompilerPcell DevelopmentPycell Development

Sicon design technologies pvt. ltd.

Layout Engineer

Sep 2013 – Mar 2014 · 6 mos

Wipro technologies

Project Engineer

Aug 2011 – Sep 2013 · 2 yrs 1 mo · Bengaluru, Karnataka, India

  • Migration of Schematics & Layout in advanced process nodes
  • Developing scripts in tcl, perl and skill to automate the migration flow.
  • Generating & Analyzing various netlists like spice, sn & cdl
  • Hands on in cadence virtuoso tool
TCLPerlSkillCadence Virtuoso

Education

Birla Institute of Technology and Science, Pilani

Master's degree — Microelectronics

Jan 2016 – Jan 2018

NIST

Bachelor of Technology (B.Tech.)

Jan 2008 – Jan 2011

Stackforce found 100+ more professionals with Cadence Virtuoso & Shell Scripting

Explore similar profiles based on matching skills and experience

DM

Dhruv Mishra

Software Engineer II

at Cisco

Vrindavan, India4 yrs 5 mos exp
Software DevelopmentHardware Architecture
BM

Brunda M N

Research And Development Engineer

at Synopsys Inc

Bengaluru, India6 yrs 9 mos exp
CharacterizationVery-Large-Scale Integration (VLSI)
RG

Ruhani Goyal

Lead Product Validation Engineer

at Cadence

Patiala, India3 yrs 7 mos exp
VLSI DesignEDA
SK

Sanjay Krishnan R S

Senior Software Engineer

at Microsoft

Bengaluru, India13 yrs 2 mos exp
Microsoft AzureC#GraphQL
AK

Aswini K P

Hw-assisted Verification | Staff Engineer

at Synopsys Inc

Bengaluru, India7 yrs 6 mos exp
Static Timing AnalysisRTL DesignPhysical DesignPower Optimization
GT

Garima Tomar

Standard Cells Layout Design Sr Engineer

at Synopsys Inc

Hyderabad, India2 yrs 9 mos exp
Integrated Circuits (IC)Layout Design
ST

Shivam Tyagi

CPU physical design Lead Engineer

at Qualcomm

Agra, India7 yrs 4 mos exp
CPU physical designRTL to GDSFull chip PnRProject management
TV

Trí Võ Minh

Senior Layout Engineer

at Marvell Technology

Ho Chi Minh City, Vietnam1 yr 9 mos exp
Layout DesignAnalog Mixed Signal DesignMixed-Signal IC Design