Arpit Anand

Software Engineer

Daltonganj, Jharkhand, India1 yr 11 mos experience

Key Highlights

  • Master's degree in Communication Systems from NIT Trichy
  • Experienced in Digital IC Design and Verification
  • Currently working at Intel as a Graphics Hardware Engineer
Stackforce AI infers this person is a Graphics Hardware Engineer with expertise in Digital IC Design and Verification.

Contact

LinkedIn

Skills

Core Skills

Digital Ic DesignVerification

Other Skills

Synopsys toolsVerilogFormal VerificationAssertion Based VerificationSV CoverageCheckersClock Gating FPVSystemVerilogPhysical DesignRTL DesignStatic Timing AnalysisDesign Of Asics

About

Currently I am working as a Graphics Hardware validation Engineer at Intel Technology. I have completed my Masters from NIT Tiruchirapalli and my BTech from NIST Berhampur

Experience

1 yr 11 mos
Total Experience
1 yr 11 mos
Average Tenure
1 yr 11 mos
Current Experience

Intel corporation

GPU DESIGN VERIFICATION ENGINEER

Jul 2024 – Present · 1 yr 11 mos · Bengaluru · Hybrid

Synopsys toolsVerilogDigital IC DesignVerification

Education

National Institute of Technology, Tiruchirappalli

Master's degree — Communication Systems

Aug 2022 – Jun 2024

NIST University

Bachelor of Technology - BTech — Electronics and Communications Engineering

Aug 2016 – Aug 2020

Elite public school Daltonganj

12 th — Senior secondary

Apr 2013 – Apr 2015

Stackforce found 100+ more professionals with Digital Ic Design & Verification

Explore similar profiles based on matching skills and experience

PS

Punyaslok swain

Senior R&D Engineer

at Synopsys Inc

India6 yrs 3 mos exp
Physical DesignStatic Timing AnalysisVerilogSystemVerilogTelemetry
TC

Tanmay Chakravorty

Senior Analog Design Engineer

at Synopsys Inc

Netherlands2 yrs 2 mos exp
Mixed-Signal IC DesignAnalog Circuit Design
AD

Atul Dhanda

Staff Ams verification engineer

at Synopsys Inc

Hyderabad, India4 yrs 7 mos exp
BS

Bibin Saju

Staff Engineer - Physical Design

at Synopsys Inc

Bengaluru, India7 yrs 11 mos exp
Physical DesignStatic Timing Analysis
VK

Vikas Kumar

ASIC Physical Design Senior Engineer

at Synopsys Inc

Noida, India4 yrs 5 mos exp
Physical DesignRTL to GDS
SG

Sushant Kumar Gaurav

Senior R&D Engineer

at Synopsys Inc

Noida, India4 yrs 9 mos exp
Synopsys toolsVerification and Validation (V&V)
KR

KAVYA R

ASIC Digital Design Engineer Sr staff

at Synopsys Inc

Bengaluru, India9 yrs 6 mos exp
VerilogVerification and Validation (V&V)
SK

Saikiran K

Accounting Operations Manager

at Softworld Technologies LLC

Hyderabad, India5 yrs 11 mos exp
AccountingFinancial Reporting