S

Sushant Kumar Gaurav

Software Engineer

Noida, Uttar Pradesh, India4 yrs 9 mos experience

Key Highlights

  • 4+ years in EDA tool development and verification.
  • Expertise in C++, Tcl, and SystemVerilog.
  • Skilled in synthesis netlist verification.
Stackforce AI infers this person is a skilled engineer in EDA tools and verification within the semiconductor industry.

Contact

LinkedIn

Skills

Core Skills

Synopsys ToolsVerification And Validation (v&v)

Other Skills

PerforceSynopsys FormalityCPPObject-Oriented Programming (OOP)Data StructuresVerilogSystemVerilogVHDLTCLzFmCheckVCSFormal VerificationVerdiSynopsys Design CompilerZeBu

About

Senior R&D Engineer with 4+ years of experience in EDA tool development and verification at Synopsys, specializing in C++, Tcl, and SystemVerilog. Skilled in synthesis netlist verification, and performance-driven software design.

Experience

4 yrs 9 mos
Total Experience
--
Average Tenure
--
Current Experience

Synopsys inc

2 roles

Senior R&D Engineer

Promoted

Feb 2023 – Present · 3 yrs 4 mos · Noida, Uttar Pradesh, India

PerforceSynopsys FormalitySynopsys toolsVerification and Validation (V&V)

R &D Engineer I

Aug 2021 – Jan 2023 · 1 yr 5 mos · Noida, Uttar Pradesh, India

PerforceSynopsys FormalitySynopsys toolsVerification and Validation (V&V)

Education

National Institute of Technology Jamshedpur

BTech - Bachelor of Technology — Electronics and Communications Engineering

Jan 2017 – Jan 2021

Stackforce found 100+ more professionals with Synopsys Tools & Verification And Validation (v&v)

Explore similar profiles based on matching skills and experience

MP

Madhav Pujari

Senior Application Engineer

at Synopsys Inc

Hyderabad, India3 yrs exp
Functional VerificationEmulation
AT

Ashish Trambadia

Application Engineering, Principle Engineer

at Synopsys Inc

Bengaluru, India24 yrs 3 mos exp
Low Power ImplementationUPFHigh Level SynthesisC/C++
AA

Akshai Athota

Automation Engineer

at Sprinklr

Hildesheim, Germany1 yr 8 mos exp
Automation EngineeringTest Automation FrameworksFrontend Development
YD

Yashwant Dagar

Co-Founder & CTO

at CraftifAI

Bengaluru, India10 yrs 3 mos exp
AI AgentsgenaiMachine LearningEDGE AIArtificial Intelligence
AS

Artur Sargsyan

ASIC Physical Design Senior Engineer

at Synopsys Inc

Yerevan, Armenia5 yrs 8 mos exp
ASIC & SoC Physical DesignSynthesis, PNR, and Signoff
KP

Karthik Patil

AMS Verification Engineer

at Iravan Technologies

Bengaluru, India3 yrs 11 mos exp
AMS verificationVerilog-AMSSerDes verificationfunctional verification
Nalla Bhanuvardhan Reddy

Nalla Bhanuvardhan Reddy

Design Verification Engineer

at OTSI - Object Technology Solutions Inc.

Hyderabad, India5 yrs 11 mos exp
Assertion Based VerificationUniversal Verification Methodology (UVM)
Arpit Anand

Arpit Anand

GPU DESIGN VERIFICATION ENGINEER

at Intel Corporation

Daltonganj, India1 yr 11 mos exp
Digital IC DesignVerification