Ayush Vatsal

Software Engineer

Noida, Uttar Pradesh, India2 yrs 10 mos experience
Highly Stable

Key Highlights

  • Experienced in ASIC Digital Design and Verification.
  • Proficient with Synopsys tools and methodologies.
  • Strong foundation in multiple programming languages.
Stackforce AI infers this person is a Digital Design Engineer with expertise in ASIC verification and programming.

Contact

LinkedIn

Skills

Core Skills

VerdiSynopsys Tools

Other Skills

SystemVerilogUniversal Verification Methodology (UVM)JavaObject-Oriented Programming (OOP)Data StructuresC++C (Programming Language)Python (Programming Language)Git

Experience

2 yrs 10 mos
Total Experience
2 yrs 10 mos
Average Tenure
2 yrs 10 mos
Current Experience

Synopsys inc

3 roles

ASIC Digital Design, Sr Engineer

Promoted

May 2026 – Present · 1 mo

VerdiSynopsys tools

ASIC Digital Design, Engineer

Jul 2023 – Apr 2026 · 2 yrs 9 mos

VerdiSynopsys tools

Intern (Technical-Engineering)

Jan 2023 – Jun 2023 · 5 mos

VerdiSynopsys tools

Nuance communications

Software Engineer Intern

May 2022 – Jul 2022 · 2 mos · Pune, Maharashtra, India · Remote

Education

Indian Institute of Information Technology, Pune

Bachelor of Technology - BTech — Electronics and Communications Engineering

Jan 2019 – Jan 2023

Stackforce found 100+ more professionals with Verdi & Synopsys Tools

Explore similar profiles based on matching skills and experience

JM

Jucemar Monteiro

R&D Software Engineer, Senior Staff

at Synopsys Inc

Sunnyvale, United States17 yrs 8 mos exp
Physical OptimizationHigh-Performance ComputingEDA Research
VK

Vikky Kumar

Sr.Design verification Engineer

at Synopsys Inc

Bengaluru, India4 yrs exp
Digital ElectronicsUniversal Verification Methodology (UVM)
TV

Trí Võ Minh

Senior Layout Engineer

at Marvell Technology

Ho Chi Minh City, Vietnam1 yr 9 mos exp
Layout DesignAnalog Mixed Signal DesignMixed-Signal IC Design
Sushant Kumar Gaurav

Sushant Kumar Gaurav

Senior R&D Engineer

at Synopsys Inc

Noida, India4 yrs 9 mos exp
Synopsys toolsVerification and Validation (V&V)
Madhav Pujari

Madhav Pujari

Senior Application Engineer

at Synopsys Inc

Hyderabad, India3 yrs exp
Functional VerificationEmulation
Ashish Trambadia

Ashish Trambadia

Application Engineering, Principle Engineer

at Synopsys Inc

Bengaluru, India24 yrs 3 mos exp
Low Power ImplementationUPFHigh Level SynthesisC/C++
Akshai Athota

Akshai Athota

Automation Engineer

at Sprinklr

Hildesheim, Germany1 yr 8 mos exp
Automation EngineeringTest Automation FrameworksFrontend Development
Chiranjeevi Gara

Chiranjeevi Gara

Staff Application Engineer

at Synopsys Inc

Srikakulam, India7 yrs 5 mos exp
Low-power DesignAutomationRegression Testing