Srikrishna Vasudev

Software Engineer

New Delhi, Delhi, India4 yrs 3 mos experience

Key Highlights

Expert in VLSI design and verification methodologies.
Proven track record in performance analysis and optimization.
Strong programming skills in Python and C++ for automation.

Stackforce AI infers this person is a Semiconductor Verification Engineer with expertise in VLSI design and formal verification.

Contact

Skills

Core Skills

Vlsi Design FlowSystem VerificationFormal Verification

Other Skills

AXIAMBA AHBMakeFileAssertionsVerdiPython TestplanUniversal Verification Methodology (UVM)PerlSystemVerilogRTL DesignPhysical DesignC (Programming Language)C++Python (Programming Language)Static Timing Analysis

Experience

4 yrs 3 mos

Total Experience

Average Tenure

Current Experience

Synopsys inc

2 roles

Sr R&D Engineer (SRAM)

Promoted

Feb 2025 – Present · 1 yr 4 mos · Noida, Uttar Pradesh, India

Played a significant role in tuning the self-timing path for both read and write operations to meet PPA targets

AXIAMBA AHBMakeFileAssertionsFormal VerificationVerdi+17

SRAM R&D Engineer I

Jul 2022 – Jan 2025 · 2 yrs 6 mos · Noida, Uttar Pradesh, India

Analysed characteristics of different foundry bitcells to determine properties such as SNM, read current, write margin, and leakage.
Analysed miscellaneous circuits such as corebias, level shifters, level detectors and sense-amplifier to ensure they meet the target specification.
Conducted root cause analysis on design margins such as sae_latch margin, new data/address, window margins and suggested ECOs for fixing design issues.
Played a significant role in enabling flows for calculating read and write window margins.
Debugged errors in verification checks such as Vxl and Cckerc.
Debugged and fixed trend-related violations across different memory instance configurations.
Created automation scripts for extracting data and running regressions

AXIAMBA AHBAssertionsFormal VerificationPython TestplanSystem Verification+5

Nvidia

2 roles

Verification Intern in Hardware Performance Monitor IP

Jan 2022 – Jun 2022 · 5 mos · Bengaluru, Karnataka, India

Worked as a part of Hardware Performance Monitoring (HWPM) IP verification team. Designed a formal verification flow from scratch for connectivity verification for the HWPM IP using JasperGold Connectivity App. Apart from this, designed tests for verifying AMBA AXI compatibility coverage, worked on perl/python scripts, C++ tests, Verdi debugs, deployed enhancements and designed a python test plan for launching and monitoring regressions.

Python (Programming Language)C++Formal VerificationSystem Verification