A

AKHIL PERUMALLA

Software Engineer

Hyderabad, Telangana, India3 yrs 11 mos experience

Key Highlights

  • Experienced in Timing and Power Signoff.
  • Proficient in Synopsys Primetime tools.
  • Strong background in electronics and communication.
Stackforce AI infers this person is a Semiconductor Engineering professional with expertise in timing analysis and verification.

Contact

LinkedIn

Skills

Core Skills

Synopsys Primetime

Other Skills

EnglishMicrosoft ExcelLeadershipPython (Programming Language)Embedded CVerilogFunctional Verification

Experience

3 yrs 11 mos
Total Experience
--
Average Tenure
--
Current Experience

Synopsys inc

2 roles

Applications Engineer, Senior Engineer

Promoted

Dec 2024 – Present · 1 yr 6 mos · Hyderabad, Telangana, India

Synopsys Primetime

Application Engineer

Jul 2022 – Dec 2024 · 2 yrs 5 mos · Hyderabad, Telangana, India

Synopsys Primetime

Education

BV Raju Institute of Technology (BVRIT)

Bachelor of Technology - BTech — electronics and communication

Jan 2019 – Jan 2022

Jawaharlal Nehru Technological University

Bachelor of Technology - BTech — electronics and communication

Jan 2019 – Jan 2022

Stackforce found 100+ more professionals with Synopsys Primetime

Explore similar profiles based on matching skills and experience

SG

Shruti Gupta

Senior Application Engineer

at Synopsys Inc

Moradabad, India6 yrs 7 mos exp
Static Timing AnalysisVLSI
SB

Simon Bloyce

Senior Staff Application Consultant

at Synopsys Northern Europe ltd

Andover, United Kingdom30 yrs exp
Static Timing AnalysisECOCustomer Support
MB

Muhammad Hamdi Badrulhisham

Sr Application Engineer

at Cadence

Bayan Lepas, Malaysia5 yrs 3 mos exp
Physical DesignCAD TFM
Rupam Banik

Rupam Banik

Sr Application Engineer

at Synopsys Inc

Gyeonggi, South Korea2 yrs 11 mos exp
Static Timing AnalysisVery-Large-Scale Integration (VLSI)DFTDigital IC Design
GP

Guru Kiran Pammi

Senior Principal Application Engineer

at Cadence Design Systems

Bengaluru, India18 yrs 6 mos exp
VLSIVery-Large-Scale Integration (VLSI)
Alan V.

Alan V.

R&D Engineer, Sr 2

at Synopsys Inc

Bengaluru, India11 yrs 7 mos exp
Judith Madhuri Sahaya Raj

Judith Madhuri Sahaya Raj

ASIC Physical Design Engineer II

at Synopsys Inc

Ottawa, Canada2 yrs 7 mos exp
Physical DesignStatic Timing Analysis
Naga Manikanta Morla

Naga Manikanta Morla

Applications Engineering, Engineer

at Synopsys Inc

Hyderabad, India3 yrs 11 mos exp
Static verificationLow-power Design