Raju Chaudhari

Software Engineer

Bengaluru, Karnataka, India10 yrs 5 mos experience
Highly Stable

Key Highlights

  • Experienced in digital verification and validation engineering.
  • Strong background in electronics and communications engineering.
  • Proficient in multiple programming languages and tools.
Stackforce AI infers this person is a Semiconductor Validation Engineer with strong digital design capabilities.

Contact

LinkedIn

Skills

Core Skills

Digital VerificationValidation Engineering

Other Skills

MatlabCC++VerilogVivadoCadence VirtuosoProgrammingWindowsPerlAnalogAnalog Circuit DesignXilinxMicrosoft WordJavaHTML

About

Experienced Validation Engineer with a demonstrated history of working in the semiconductors industry. Strong engineering professional with a Bachelor of Technology (B.Tech.) focused in Electronics and Communications Engineering from Malaviya National Insitute of Technology Jaipur.

Experience

10 yrs 5 mos
Total Experience
10 yrs 5 mos
Average Tenure
10 yrs 5 mos
Current Experience

Texas instruments

2 roles

Digital verification/validation engineer

Jun 2016 – Present · 10 yrs · Bengaluru, Karnataka, India

Digital verificationValidation engineeringMatlabCC++Verilog+2

Internship

Jun 2015 – Nov 2015 · 5 mos

Education

Malaviya National Institute of Technology Jaipur

Bachelor of Technology (B.Tech.) — Electronics and Communications Engineering

Jan 2012 – Jan 2016

Nirmala Convent School

10th

St. Vincent's High School and Junior College

12th

Jan 2010 – Jan 2012

Stackforce found 100+ more professionals with Digital Verification & Validation Engineering

Explore similar profiles based on matching skills and experience

Aakash Gupta

Aakash Gupta

Senior Engineer

at Synopsys Inc

Greater Delhi, India4 yrs 3 mos exp
Logic SynthesisFormal Equivalence Verification
Prasad Lokegaonkar

Prasad Lokegaonkar

Consulting Engineer

at Cisco Systems (India) Pvt Ltd

Mumbai, India27 yrs 5 mos exp
Network OperationsCompliance ManagementMPLS NetworkingTechnical SupportRouting
Sangeeth S G

Sangeeth S G

Engineer 3

at Qualcomm

Bengaluru, India4 yrs 6 mos exp
ASIC Physical DesignPhysical VerificationAdvanced Node Physical DesignScripting
Mahesh Palaka

Mahesh Palaka

FPGA Silicon Design Verification Engineer

at Altera

Bengaluru, India1 yr 2 mos exp
VerificationVLSISoftware DevelopmentIP DesignDigital Design
Venkatesh Rathod

Venkatesh Rathod

Senior DFT Engineer

at MosChip®

Hyderabad, India5 yrs exp
DFTLogic Synthesis
Jairaj Mirashi

Jairaj Mirashi

Design Verification Engineer

at AppEx Semiconductor Pvt Ltd

Bengaluru, India4 yrs 6 mos exp
Design VerificationSystemVerilog
Raju .

Raju .

Analog Circuit Design Engineer

at Sasken Technologies Limited

India2 yrs 11 mos exp
Analog Circuit DesignMixed-Signal IC DesignDigital ElectronicsElectrical Engineering
Paras Jain

Paras Jain

Senior Engineer

at Qualcomm

Bengaluru, India4 yrs 7 mos exp
Circuit Design