Ajay Singh

Software Engineer

Bengaluru, Karnataka, India13 yrs 10 mos experience
Highly Stable

Key Highlights

  • Expert in GPU architecture design and verification.
  • Proficient in multiple programming languages including C++ and Perl.
  • Strong background in security and safety protocols.
Stackforce AI infers this person is a Semiconductor Engineering Specialist with expertise in ASIC design and verification.

Contact

LinkedIn

Skills

Core Skills

Asic DesignVerification

Other Skills

PerlC++VerilogBashVHDLMatlabPspiceUnixCElectronicsDebuggingEmbedded SystemsNASM Certified Personal Trainer

About

GPU's gfx and compute pipes. Simultaneous multiple contexts, Context switching, Security, Safety. Design and Verification. Perl, C++, Verilog, Bash.

Experience

13 yrs 10 mos
Total Experience
13 yrs 10 mos
Average Tenure
13 yrs 10 mos
Current Experience

Nvidia

ASIC Design Engineer

Aug 2012 – Present · 13 yrs 10 mos · Bengaluru Area, India

PerlC++VerilogBashASIC DesignVerification

Education

Delhi College of Engineering

Bachelor of Engineering (BE) — Electronics and Communication Engineering

Jan 2008 – Jan 2012

AES, Janak Puri New delhi

Jan 2003 – Jan 2007

Stackforce found 100+ more professionals with Asic Design & Verification

Explore similar profiles based on matching skills and experience

Neha Tabassum

Neha Tabassum

ASIC Design and Verification Engineer

at Avalon Holographics

India8 yrs 6 mos exp
konark patel

konark patel

Senior Engineer

at NVIDIA

Ahmedabad, India10 yrs 9 mos exp
RTL VerificationIP level verification
murali krishna gubba

murali krishna gubba

Sr design verification engineer

at Microsoft

Telangana, India16 yrs 5 mos exp
Functional VerificationSystemVerilog
Udit Kumar

Udit Kumar

Sr. Manager Silicon Design

at AMD

Noida, India21 yrs 9 mos exp
ASICFunctional Verification
Harikrishna Aella

Harikrishna Aella

Member of Technical Staff

at AMD

Hyderabad, India14 yrs exp
Integrated Circuits (IC)Verification MethodologyLeadership
Suresh kola

Suresh kola

SMTS Silicon Design Engineer

at AMD

Bengaluru, India15 yrs 2 mos exp
Physical DesignASICSoC
NR

Naveen Rashinkar

Senior Staff Engineer

at MediaTek

Bengaluru, India12 yrs 7 mos exp
Physical DesignStatic Timing Analysis
Baranidharan Sivapatham

Baranidharan Sivapatham

Vice President : FPGA

at Barclays

Singapore, Singapore20 yrs 10 mos exp
ASICFPGASRESoCTrading Platforms