Arun Khurana

Software Engineer

Seattle, Washington, United States13 yrs experience

Highly Stable

Key Highlights

Expert in formal verification of memory-subsystem designs.
Proficient in multiple programming languages and verification tools.
Strong background in test planning and debugging.

Stackforce AI infers this person is a Formal Verification Engineer specializing in semiconductor design and verification.

Contact

Skills

Core Skills

Formal Verification

Other Skills

Test PlanningData StructuresDebuggingCElectronicsMatlabC++VerilogTestingPerlPythonJavaAlgorithmsFormal CoverageDeep Bug Hunting

About

Formal verification expert with specialization in verification of memory-subsystem designs employing end-to-end formal verification.

Experience

13 yrs

Total Experience

8 yrs 4 mos

Average Tenure

4 yrs 8 mos

Current Experience

Nvidia

Formal Verification Engineer

Oct 2021 – Present · 4 yrs 8 mos · Santa Clara, California, United States

Test PlanningFormal Verification

Oski technology, inc.

3 roles

Principal Verification Engineer

Promoted

Apr 2020 – Oct 2021 · 1 yr 6 mos

Test PlanningFormal Verification

Senior Verification Engineer

Apr 2017 – Mar 2020 · 2 yrs 11 mos

Test PlanningFormal Verification

Formal Verification Engineer

May 2013 – Apr 2017 · 3 yrs 11 mos

Education

Indian Institute of Technology, Delhi

Bachelor of Technology (B.Tech.)

Jan 2009 – Jan 2013

Stackforce found 100+ more professionals with Formal Verification

Explore similar profiles based on matching skills and experience

Ankit Jindal

Engineering Manager

at NVIDIA

Bengaluru, India9 yrs 1 mo exp

Machine LearningGenerative AIPost-Silicon ValidationSolar Energy

Anandu Narayanan

Senior Verification Engineer

at NVIDIA

Tiruvalla, India6 yrs 10 mos exp

Universal Verification Methodology (UVM)

Bharathwaj Muralidharan

Senior Staff Verification Engineer

at Upscale ai

Bengaluru, India11 yrs 7 mos exp

Verification EngineeringRTL Design

Harsha Ranjan Kumar

Senior Staff Engineer

at SiFive

Gaya, India10 yrs 9 mos exp

Static Timing Analysis

Prafull Bhalerao

Low Power Design Verification Lead

at Google

Bengaluru, India21 yrs 3 mos exp

low power design verificationEngineering

Narendra M Acharya

Principal Design Manager

at Microsoft

Bengaluru, India20 yrs 8 mos exp

RTL designFunctional Verification

Rajat Jain

Contractor: Verification Engineer

at Marvell Technology

India1 yr 6 mos exp

Functional VerificationUniversal Verification Methodology (UVM)

Sasikumar Gnanamuthu

Staff Engineer

at Qualcomm

Santa Clara, United States7 yrs exp

DFTSystem on a Chip (SoC)