Kuldeep Singh

Software Engineer

Delhi, India7 yrs 11 mos experience

Most Likely To SwitchHighly Stable

Key Highlights

Expert in Physical Design and Static Timing Analysis.
Proven experience in leading design engineering projects.
Strong educational background in VLSI system design.

Stackforce AI infers this person is a VLSI Design Engineer with expertise in Physical Design and Timing Analysis.

Contact

Skills

Core Skills

Physical DesignStatic Timing Analysis

Other Skills

Timing ClosureICCprime timeCadence Virtuosoperl

About

To obtain challenging position where my technical and analytical skills can be used and helps in broadening and enhancing my skills and knowledge

Experience

7 yrs 11 mos

Total Experience

2 yrs 7 mos

Average Tenure

3 yrs 7 mos

Current Experience

Nxp semiconductors

2 roles

Staff Engineer

Promoted

Apr 2026 – Present · 2 mos

Physical DesignStatic Timing AnalysisTiming ClosureICCprime timeCadence Virtuoso+1

Lead Design Engineer

Nov 2022 – Apr 2026 · 3 yrs 5 mos

Stmicroelectronics

Design Engineer

Jul 2019 – Nov 2022 · 3 yrs 4 mos · Noida Area, India

Intel corporation

Graduate Technical Intern

Jun 2018 – Jun 2019 · 1 yr · bangalore, india

Education

National Institute of Technology Warangal

Master of Technology - MTech — Vlsi system design

Jan 2017 – Jan 2019

Rajiv Gandhi Prodyogiki Vishwavidyalaya

Bachelor of Engineering (B.E.) — Electronics and communication

Jan 2010 – Jan 2014

Stackforce found 100+ more professionals with Physical Design & Static Timing Analysis

Explore similar profiles based on matching skills and experience

Rakesh yadav

Lead Physical Design Engineer

at Quest Global

Hyderabad, India11 yrs exp

Mixed-Signal Integrated CircuitsPhysical Design

VENKAT RAJKUMAR BOMMADENI

Senior Staff Engineer

at Qualcomm

Bengaluru, India13 yrs 6 mos exp

Physical DesignASIC

Harsha Balan

Director, Engineering

at Qualcomm

Bengaluru, India28 yrs 2 mos exp

LeadershipEthernetFunctional VerificationVLSISpec-to-GDS

Abhishek Shende

Engineering Intern

at Radiant Semiconductors

Nagpur, India1 yr 2 mos exp

Physical DesignVLSI DesignDFTATPG

Vinay K H

Senior Staff Engineer

at Samsung Electronics

Bengaluru, India13 yrs 1 mo exp

Semiconductor EngineeringUniversal Verification Methodology (UVM)Verification Testplan DevelopmentProject ExecutionSerDes

Saikiran Muvva

Senior Staff Engineer

at Qualcomm

Bengaluru, India14 yrs 10 mos exp

Physical DesignSoC

Rishabh Gupta

Senior Design Engineer

at Texas Instruments

Bengaluru, India8 yrs 11 mos exp

Physical DesignDigital ASIC Design

Nickson P Jose

Technical Lead

at HCLTech

Bengaluru, India9 yrs 1 mo exp