Netra Balikai

Software Engineer

Bengaluru, Karnataka, India8 yrs 11 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Expert in Universal Verification Methodology (UVM)
  • Strong background in silicon design and verification
  • Proficient in multiple programming languages and verification tools
Stackforce AI infers this person is a Silicon Design Engineer with expertise in verification methodologies and programming.

Contact

LinkedIn

Skills

Core Skills

Universal Verification Methodology (uvm)Phy Veification

Other Skills

BSCANGLSNLPJoint Test Action Group (JTAG)DFTFunctional VerificationSystemVerilogC (Programming Language)PerlVerilog

Experience

8 yrs 11 mos
Total Experience
4 yrs 5 mos
Average Tenure
4 yrs 11 mos
Current Experience

Amd

2 roles

Member of Technical Staff

Jul 2025 – Present · 11 mos

Senior Silicon Design Engineer

Jul 2021 – Present · 4 yrs 11 mos

Universal Verification Methodology (UVM)BSCANPHY veification

Cerium systems

Senior verification Engineer

Jul 2017 – Jul 2021 · 4 yrs · Bengaluru, Karnataka, India

Education

B V B College of Engg. & Technology, HUBLI

Bachelor of Engineering - BE — Electrical and Electronics Engineering

Jan 2013 – Jan 2017

Stackforce found 100+ more professionals with Universal Verification Methodology (uvm) & Phy Veification

Explore similar profiles based on matching skills and experience

Rahul Pattela

Rahul Pattela

Senior Lead Engineer

at Qualcomm

Andhra Pradesh, India8 yrs 7 mos exp
CSystemVerilog
Chetan Colaco

Chetan Colaco

Staff Engineer

at Mirafra Technologies

Bengaluru, India25 yrs 2 mos exp
Functional VerificationASIC
BHARAT KUMAR

BHARAT KUMAR

Design Verification Engineer

at Cadence

India5 yrs 2 mos exp
Verification Engineering
Pruthviraj Kundarapu

Pruthviraj Kundarapu

Member of Technical Staff

at SmartSoC Solutions Pvt Ltd

Bengaluru, India6 yrs 7 mos exp
EmulationDesign Verification
Santosh Srivatsan

Santosh Srivatsan

Verification Engineer

at NVIDIA

San Jose, United States2 yrs exp
Graphics Processing UnitObject-Oriented Programming (OOP)SystemVerilogVerilog
Pavan Kumar

Pavan Kumar

Verification Lead

at Tech Mahindra Cerium Pvt Ltd

Bengaluru, India12 yrs 11 mos exp
Functional Verification
AK

Ashutosh K.

Senior Design Verification Engineer

at Mobiveil Inc.

Bengaluru, India6 yrs 4 mos exp
Sai Kumar Maddali

Sai Kumar Maddali

Director

at SiFive

Hyderabad, India27 yrs 2 mos exp
Processor VerificationASIC Front-end Design and Verification